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The current trend in wireless communication systems is towards higher operating
frequencies with wider bandwidth. However, the higher operating frequencies lead
to numerous design challenges in microwave and millimeter-wave ICs that are not
present or not significant at lower frequencies. This thesis aims to propose and
realize innovative circuit topologies and techniques in order to overcome design
challenges in key building blocks of microwave and millimeter-wave front-end ICs.
In order to overcome the start-up problem for microwave and millimeter-wave Col-
pitts oscillators, a parasitic cancellation technique is proposed. By cancelling the
parasitic gate-drain or base-collector capacitance of the transistor using an induc-
tor, the negative resistance, and hence, the maximum operating frequency of the
microwave and millimeter-wave Colpitts oscillators are increased. The feasibility
of the technique is first demonstrated in a discrete design as a proof of concept.
Then, the MMIC proof of concept is shown using three Colpitts oscillator designs,
one at X-band and two at Ka-band, in a 0.2-µm GaAs pHEMT technology with
a fT of 60 GHz. An extended application of the parasitic cancellation technique
is also introduced, which allows dual-band Colpitts VCO design using switched
negative resistance shaping.
In order to overcome the tuning limitations of conventional varactor-based VCOs,
a new varactorless tuning technique suitable for microwave and millimeter-wave
applications is proposed. The oscillation frequency is tuned using tunable negative-
inductance (NI) and tunable negative-capacitance (NC) cells. Two wideband var-
actorless VCOs, implemented in a 0.35-µm SiGe BiCMOS process, are presented.
A highly-linear up-conversion Gilbert mixer with ultra-low LOFT for Ka-band
viii
VSAT applications is also presented. An individual biasing technique has been
proposed to reduce the LOFT due to device mismatch. In addition, a method is
proposed to compensate the EM-related LOFT. NXP’s QUBIC4X 0.25-µm SiGe:C
BiCMOS technology is used for the implementation. The proposed up-conversion
mixer can be used as a mixer cell to form the fully integrated image-reject single-
sideband (SSB) up-converter with single-conversion low-IF architecture.
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Radio-frequency integrated circuits (RFICs) are now essential and critical in both
mobile and fixed wireless communication systems, such as cellular, WLAN, and
high speed wireless short links. The wireless application roadmap in Fig. 1.1 shows
that the current trend is towards achieving higher data rates. Due to the rapid
growth of commercial interest in the microwave and millimeter-wave spectrum







































Figure 1.1: Wireless application roadmap for cellular, WLAN, and high speed
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Figure 1.2: Wireless communication application spectrum (after [2]).
over the past decade, the operating frequencies of RFICs have also been driven
into microwave and millimeter-wave regions. Applications include, for example,
very small aperture terminal (VSAT) satellite communications at X-band and
Ka-band, automotive radar at 24 GHz and 77 GHz and unlicensed short range
wireless communication at 60 GHz. Fig. 1.2 illustrates the frequency spectrum
allocation for various wireless applications.
1.2 Design Challenges in Microwave and Millimeter-Wave ICs
The higher operating frequencies of wireless applications lead to a lot of design
challenges in microwave and millimeter-wave ICs that are not present or not signifi-
cant at lower frequencies. These include challenges in developing new technologies,
circuit topologies and system architectures.
1.2.1 Technologies
In order to achieve good performance, most RFICs in the lower frequency spec-
trum are designed in technologies with transistor cut-off frequencies (fT ) at least
8∼10 times greater than the system operating frequency. However, due to process
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Table 1.1: Technology requirements for RF/analog mixed-signal CMOS, bipolar,
and on-chip passives.
Year of Production 2009 2010 2011 2012 2013 2014 2015 
RF/Analog Mixed-
Signal CMOS 
Supply voltage (V) 1.1 1.1 1.07 1 1 1 1 





/Hz) 100 90 80 70 60 50 50 
Peak fT (GHz) 240 280 310 340 400 480 520 
NFmin (dB) @ 5GHz 0.2 <0.2 <0.2 <0.2 <0.2 <0.2 <0.2 
RF/Analog Mixed-
Signal Bipolar 
Emitter width (nm) 130 120 110 105 95 90 85 
Peak fT (GHz) 265 285 305 325 345 365 385 
Max. Available Gain 
(dB) @ 60GHz 
12.0 12.9 13.6 14.3 15.0 15.6 16.1 
Max. Available Gain 
(dB) @ 94GHz 
8.0 8.9 9.6 10.3 11.0 11.6 12.1 





) 5 5 5 5 7 7 7 
Q (5GHz for 1pF) >50 >50 >50 >50 >50 >50 >50 
Inductor Q (5GHz, 1nH) 25 25 30 35 40 42 44 
MOS Varactor 
Cmax/Cmin ratio >5.5 >5.5 >5.5 >5.5 >5.5 >5.5 >5.5 
Q (5GHz, 0V) 40 45 45 50 50 50 55 
limitations, many microwave and millimeter-wave ICs can only be designed with
an fT that is 2∼5 times greater than the system operating frequency, which poses
much bigger design challenges.
Over the past several decades, III-V technologies, such as GaAs or InP, have
traditionally dominated the microwave and millimeter-wave spectrum, due to their
low loss semi-insulated substrates and high fT . Today, however, with the continu-
ous down scaling of transistor’s feature size towards submicrometer, the fT for Si
and SiGe technologies has increased to beyond 100 GHz. The enhancement of fT
makes these technologies feasible for many microwave and millimeter-wave applica-
tions that were once exclusively realized in III-V technologies. The key advantage
of using Si/SiGe technologies is their higher integration capabilities with the digital
baseband to realize full system-on-chip (SoC) solutions for low-cost high-volume
3
applications. As shown in Fig. 1.2, the application frequency ranges for different
technologies are compared for the years 2005 and 2007. The gap between Si/SiGe
and III-V technologies is getting narrower.
On the other hand, in Si/SiGe technologies, the power handling capabilities
do not improve with scaling [6]. In addition, because the passive components as
well as interconnects don’t scale with the transistors, their parasitics severely limit
the performance of microwave and millimeter-wave IC designs. Furthermore, in
spite of intensive research carried out to improve the quality factor (Q-factor) of the
passive components in silicon technologies [7]–[10], the Q-factors at microwave and
millimeter-wave are still lower than those in III-V. Therefore, in the microwave and
millimeter-wave ICs market today, III-V technology targets the low-volume high-
performance markets, while Si/SiGe technology targets the low-cost high-volume
markets. Table 1.1 shows the technology requirements for RF/analog mixed-signal
CMOS, bipolar, and on-chip passives [2]. As shown, continuous improvements in
technology are required.
1.2.2 Circuit Topologies
The challenges of circuit topologies are strongly influenced by the constraints of
technologies, such as limited fT , low Q-factors of the passives, and large parasitics
of devices.
Generally, conventional topologies at lower frequencies don’t work well at mi-
crowave and millimeter-wave frequencies. Many widely-used circuit techniques at
lower frequencies become less effective when the operating frequency increases.
Therefore, a lot of research has been driven for finding new circuit topologies and
techniques. For example, neutralization and inductive peaking techniques have
been proposed to increase the gain of the amplifiers [11]. Coupled transform-
ers [12], [13] and varactorless techniques [14]–[19] have been proposed to improve
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the performance of VCOs. And distributed topologies have been proposed to in-
crease the bandwidth of operation [20]–[24].
1.2.3 System Architectures
Fig. 1.3 shows various options for receiver architectures of microwave and millimeter-
wave front-ends. The decision which system architecture to select largely depends
on the trade-offs among circuits complexity, power consumption, monolithic in-
tegration capability, performance of each circuit block and overall system perfor-
mance.
For example, the low intermediate frequency (IF) architecture with single down-
conversion mixing shown in Fig. 1.3(a) requires high Q-factor image-reject filters
operating at fRF . Given today’s available technologies, these high Q-factor image-
reject filters can only be realized off-chip, preventing monolithic integration. Al-
ternatively, the low-IF architecture with twice down-conversion mixing shown in
Fig. 1.3(b) relaxes the requirement for image signal filtering and thus allows easier
monolithic integration. However, the circuit complexity and power consumption
increase due to the two times mixing with two VCOs. The direct conversion, also
called zero-IF architecture, shown in Fig. 1.3(c) offers two important advantages.
First, it significantly reduces the circuit complexity and power consumption. Sec-
ond, no image filter is required, allowing monolithic integration. However, there are
a few difficult problems for the direct conversion, including DC offset, even order
distortion, flicker noise, etc [11], [25]. Besides, since fOSC of the VCO is the same
as fRF , realizing high performance quadrature VCO is much more challenging.
Furthermore, local oscillator (LO) signal leakage to the RF port and LO pulling
in the transmission path are also serious problems, especially at microwave and
millimeter-wave frequencies. To solve these LO-related issues, several architectures



























































































Figure 1.3: System architectures for microwave and millimeter-wave transceiver
front-end (a) low-IF with once down-conversion [3], (b) low-IF with twice down-
conversions [3], (c) direct conversion [3], (d) direct conversion with LO doubler [3],
(e) twice down-conversions with fOSC = fRF/2 [4], and (f) twice down-conversions
with fOSC = 2×fRF/3 [5].
Fig. 1.3(d)-(f) [3]–[5]. In Fig. 1.3(d), fOSC = fRF/2 is used for the VCO, followed
by a frequency doubler. Because the frequency doubler does not produce quadra-
ture outputs, a 90◦ phase shifter must be inserted at the output of the frequency
doubler. However, the frequency doubler and 90◦ phase shifter are very lossy at
higher frequencies raising the LO noise floor. In Fig. 1.3(e), twice down-conversion
is used with fOSC = fRF/2, which solves the image problem and at the same time
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relaxes the LO-related issues while avoiding frequency multiplication [3]. However,
it suffers drawbacks of mirrored replica signal corruption and LO-IF feedthrough
problems [3]. By making fOSC = 2×fRF/3 as shown in Fig. 1.3(f), the LO-IF
feedthrough problem is relaxed. In addition, the divide-by-2 frequency divider in-
herently generates quadrature outputs. However, although the image problem is
not so severe due to the spacing between LO and RF frequencies, filters are still
required. In addition, frequency dividers at microwave and millimeter-wave suffer
from serious trade-offs in operating frequency, power consumption and frequency
bandwidth, which makes the design of frequency dividers challenging.
In general, the selection of a proper system architecture requires knowledge of
the overall system specification and clear understanding of both system-level and
circuit-level trade-offs.
1.3 Overview of Building Blocks
1.3.1 Low Noise Amplifier (LNA)
The first gain stage of a typical receiver is the LNA. Gain and NF are two key
parameters of LNAs. Because, if the gain of the LNA is sufficiently large, the
receiver’s overall NF is dominated by the LNA’s NF based on the Friis’s equation
for cascading NF in a system, which is given by [11], [25]:
NFtot = 1 + (NF1 − 1) + NF2 − 1
G1
+ · · ·+ NFn − 1
G1 · · ·Gn−1 (1.1)
where NFn and Gn denote the NF and gain of the n
th stage. One important LNA
design consideration is the balance between power match and noise match, because
the source impedance that yields the minimum NF (NFmin) is generally unrelated
to the conditions that maximize power transfer. Therefore, it’s difficult to provide











Figure 1.4: Inductive degenerated LNA.
problem is alleviated using the inductive source degeneration topology as shown
in Fig. 1.4 [11]. As shown, an inductor Ldeg is connected to the source terminal
of the MOSFET for a common source amplifier. The input impedance seen at the
gate of the MOSFET can be derived as:







where Cgs is the transistor’s parasitic capacitance between gate and source, and gm
is the transconductance of the transistor. Hence, the input impedance is a series







At fres, the input impedance is purely resistive, its value depending on Ldeg. Hence,
a proper Ldeg can be selected to provide the 50 Ω input resistance, and Lg is
designed to tune fres to the required center frequency. One important advantage is
that this topology allows input impedance matching without degrading the noise
performance of the amplifier because the pure reactance is noiseless. Another
advantage is that the source impedance for NFmin can be brought very close to
the impedance for maximum power transfer. Furthermore, the negative feedback











Figure 1.5: Generalized PA model.
important for LNA design. However, the major drawback of the inductive source
degeneration topology is the narrow-band characteristics.
1.3.2 Power Amplifier (PA)
The last stage of a typical transmitter is a power amplifier, which has quite dif-
ferent design principles and considerations as compared to the LNA design. In
PA design, noise is no longer a concern, and the gain is usually lower than that
in the LNA design. The key concerns are the output power, efficiency and lin-
earity. The conjugate impedance matching method used for small-signal circuits
does not provide high efficiency. Instead of maximizing power transfer, the PA
is generally designed to deliver a specified amount of power into a load with the
highest possible efficiency consistent with acceptable power gain and linearity. The
general power amplifier model is shown in Fig. 1.5, where RL represents the load
into which the output power is delivered. The RF choke inductor RFC provides
DC bias with sufficiently large reactance for RF signals. The output parallel LC
tank filters out-of-band spurs caused by the non-linearities. Based on different
behaviors of drain voltage and current, power amplifiers have been traditionally
categorized under many classes: A, B, C, D, etc. In Fig. 1.6, drain voltage and
current waveforms for Class A∼D PAs are shown [11].





























Figure 1.6: Drain voltage and current waveforms for different classes of PAs: (a)
Class A, (b) Class B, (c) Class C, (d) Class D
voltage and current are offset sinusoids that are 180◦ out of phase with each other.













In practice, particularly at lower supply voltages, the efficiency of a Class A PA
can be 30∼35%, which is unacceptable for most wireless applications.
As compared to Class A, the Class B PA has 50% conduction duty cycle, which












In the Class C PA, the gate is biased to cause the transistor to conduct less
than half the time. Consequently, the drain current consists of periodic pulses,
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4 (sinΦ− ΦcosΦ) (1.6)
where Φ is the conduction angle. It can be seen from Eq. (1.6) that the efficiency
approaches 100% as Φ shrinks towards zero. However, the gain and output power
reduce at the same time with Φ, and eventually become zero when Φ = 0.
The Class A−C PAs use the active device as a controlled current source. But
the Class D PA uses the active device as a switch because ideally a switch doesn’t
dissipate any DC power, and thus the efficiency must be 100%. As shown in
Fig. 1.6(d), the product of drain voltage and current is always zero due to the
switching behavior. The main drawback of the Class D PA is that it can only
operate at frequencies substantially lower than fT of the transistor, because the
switching is worse at higher frequencies making the drain voltage and current
product nonzero during the transition. This drawback makes it less favorable for
microwave and millimeter-wave applications.
1.3.3 Mixer
Mixers are used for frequency up- and down-conversion in modern RF systems. For
a receiver front-end, the RF input signal is mixed with the LO signal producing the
IF signal. Whereas in a transmitter front-end, the IF input signal is mixed with the
LO signal producing the RF output. Because the IF frequency is much lower than
the RF frequency, the analog-to-digital, digital-to-analog conversions and signal
processing at the baseband can be done in a much easier and inexpensive way
with a low power consumption. Based on whether there is capability to provide




Fig. 1.7 shows examples of mixer topologies. In the double-balanced passive switch-
ing mixer shown in Fig. 1.7(a), the mixing function is performed by switching the
transistors ON and OFF with large LO swings. These passive switching mix-
ers typically provide better input linearity without any DC power consumption
compared to their active counterparts, and are most often realized in complemen-
tary metal-oxide-semiconductor (CMOS) technology because of the availability of
superior switching metal-oxide-semiconductor field-effect transistors (MOSFETs).
However, due to the increasing loss in the frequency conversion at higher frequen-
cies, this topology is less favored in many microwave and millimeter-wave applica-
tions where gain and noise figure (NF) of the overall system are of concern. The
theoretical conversion loss for an ideal double-balanced passive switching mixer is
equal to [11]:
20 logGc = 20 log
2
π
= −3.9 dB (1.7)
Fig. 1.7(b) shows a down-conversion potentiometric mixer [11], where the re-
sistance of the MOSFET operating in the triode region is varied by the incoming
RF signal at the gates. Then the drain current id is proportional to the product




≈ vLO · µCoxW
L
[(vRF − VT )− vLO] ≈ K · vLO · vRF (1.8)
where W , L, Cox and VT are the width, length, gate oxide capacitance and thresh-
old voltage of the MOSFET, and rds represents the drain-source resistance of the
MOSFET in the triode region. The output drain currents from the mixer are then
















































Figure 1.7: Generalized mixer topologies: (a) passive switching mixer, (b) poten-










= K ·GTIA · vLO (1.10)
From Eq. (1.10), it is clear that this topology can provide a voltage conversion
gain with a proper design of the transimpedance amplifier. Although this topol-
ogy typically has good linearity performance, it is not suitable for up-conversion
applications, where the output is at RF frequency. This is due to the increasing
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difficulties in designing the transimpedance amplifier at higher frequencies.
Fig. 1.7(c) shows a double-balanced Gilbert mixer, which is one of the most
popular active mixer topologies. As shown, the Gilbert mixer consists of a differ-
ential transconductance amplifier formed by Q1 and Q2 providing the voltage-to-
current (V−I) conversion and a switching multiplier formed by Q3−Q6. With a
good switching of the muliplier, the input linearity of the Gilbert mixer is mainly
determined by the transconductance stage. In order to ensure good switching, suf-
ficient LO swing is needed. In addition, the noise contribution from the switching
transistors can also be minimized with sufficient LO drive. However, excessive LO
drive can cause current spikes and therefore should be avoided [11]. Assuming a








where gm is the transconductance of the V−I converter. The voltage conversion





where RL is the output loading resistance. Note that, RL is usually replaced by an
inductor at microwave and millimeter-wave frequencies to create a gain peaking.
Conversion gain
Conversion gain (or loss) is one important mixer parameter, which is defined as the
ratio of the output voltage or power to the input voltage or power, respectively.
There are two definitions of conversion gain: voltage conversion gain and power
conversion gain. It should be noted that only when the input and output ports
have the same impedance, voltage conversion gain and power conversion gain are






















Figure 1.8: Graphical illustration of linearity parameters.
first, then saturates or even drops slightly at high LO drive levels. Therefore there
exists an LO drive level for an optimal conversion gain.
Noise figure and linearity
Modern high-performance communication systems face stringent dynamic range
requirements, frequently exceeding 80 dB and approaching 100 dB for many ap-
plications. Noise establishes the floor of the dynamic range, and the ceiling of the
dynamic range is set by the linearity characteristics. Noise figure is defined as
signal-to-noise ratio (SNR) at the input port divided by the SNR at the output
port. The linearity is characterized by the 1 dB compression point (P1dB) using
a single-tone input and by the 3rd order intercept point (IP3) using a two-tone
input. Typically, IP3 is 10∼15 dB higher than P1dB. A graphical illustration of
the definition of the linearity parameters is shown in Fig. 1.8. IIP3 and OIP3
are the input-referred and output-referred IP3. Similarly, IP1dB and OP1dB are
the input-referred and output-referred P1dB. The output linearity (i.e., OIP3 and
OP1dB) is equal to the input linearity (i.e., IIP3 and IP1dB) plus the conversion
gain.
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Usually, up-conversion and down-conversion mixers have quite different require-
ments for NF and linearity. The NF requirement for the up-conversion mixer is
not as important as for the down-conversion. As for the linearity requirement,
output linearity is critical for the up-conversion mixer, while input linearity is
more important for the down-conversion. Because of these different requirements,
circuit topologies and design techniques can be different for up-conversion and
down-conversion mixers. For example, inductive degeneration is often used in the
V−I converter of the Gilbert down-conversion mixer to achieve a better power and
noise matching [11]. However, the inductive degeneration is not necessary for the
up-conversion mixer. To improve the output linearity of the up-conversion mixer,
positive feedback techniques are somtimes employed, which is uncommon for the
down-conversion mixer.
LO feedthrough and image rejection
Non-ideal mixers have LO signal leaking to both input and output ports. For
a direct conversion receiver, the LO feedthrough to the input port of the mixer
causes self-mixing, which results in a DC offset at the output port. Since the down-
converted band extends to DC, the DC offset can corrupt the received signal. In a
low-IF up-converter, the LO feedthrough at the output port has a frequency very
close to the desired RF signal causing in-band spurs, which is almost impossible to
be filtered out on-chip. Double-balanced mixers are usually used to suppress the
LO leakage at lower RF frequencies. However, at microwave and millimeter-wave
frequencies, the LO feedthough is much higher due to many other coupling effects,
such as electromagnetic (EM) coupling and substrate coupling.
Another important issue for the low-IF architecture is the image problem, since
the image frequency is very close to the RF frequency. To overcome the image
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Figure 1.9: Image rejection architectures: (a) Hartley, (b) Weaver.
can be used [11]. Using the down-conversion receiver as an example, Fig. 1.9
illustrates the image rejection principles of Hartley and Weaver receivers. In the
Hartley receiver, the RF input splits into I and Q paths and mixed with quadrature
LO signals. Before the two outputs are added together, a 90◦ phase shifter is
employed to shift the phase of one of the outputs relative to the other. Suppose the
input consists of the desired RF signal cos(ωRF t) and the image signal cos(ωIM t),




























[− cos (ωLOt+ ωIM t)− cos (ωLOt− ωIM t)]
(1.15)
By adding Eq. (1.13) and (1.15), the final IF output at point D can be found as:
D : cos (ωIF t) = cos (ωRF t− ωLOt) (1.16)
From Eq. (1.16), it is clear that the IF components caused by the image signal at
the I and Q paths cancel out. However, in practice, there is always some image
signal appearing at the output due to both the amplitude and phase mismatches
of the I and Q paths. One of the problems of the Hartley architecture is that it
is difficult to generate accurate broadband 90◦ phase shifts for wideband applica-
tions. To overcome this problem, the Weaver achitecture as shown in Fig. 1.9(b)
can be used. Two quadrature down-conversions are performed on the desired RF
input signal and image signal in the Weaver receiver, and it can also be shown
that the image signal is cancelled after the subtraction. However, the Weaver
architecture suffers from the secondary image problem. To avoid the secondary
image problem, the LO frequency selections have to be constrained by the con-
dition ωRF = ωLO1 ± ωLO2, resulting in a much lower design flexibility. Another
drawback is the increased circuit complexity and power consumption due to the
two down-conversions.
The image rejection can be quantified as a parameter named image rejection






where ε and ∆φ denote the quadrature amplitude and phase errors. It is quite
difficult to achieve much better than 0.1% of gain error and 1◦ of phase error,
which corresponds to an IRR of about 41 dB. In fact, typical image rejection
ratios without any calibration are rarely significantly better than 35 dB, which is
much lower than the 60∼70 dB requirement for most RF applications. Mismatch
calibration can help to improve the IRR, but it is difficult to achieve, especially
for wide bandwidths. Therefore, high-Q off-chip filters often have to be used to
provide some additional image suppression, which inevitably prevents monolithic
integration. Furthermore, the IRR tends to be worse at higher frequencies due to
many other high frequency coupling effects, making it extremely difficult to achieve
high IRR at microwave and millimeter-wave frequencies.
1.3.4 Oscillator
Oscillators are key elements in modern wireless transceiver front-end systems.
VCOs provide a voltage-tunable LO signal for frequency up/down conversion.
The output signal from a VCO is usually fed into a mixer to mix with the RF
input signal in a receiver or the IF signal in a transmitter. Most microwave and
millimeter-wave oscillators rely on LC based resonators, because of their superior
phase noise performance at higher operating frequencies over other topologies such
as ring oscillators or relaxation oscillators. Furthermore, compared with high-Q
external resonators such as the dielectric resonator, the LC resonator is much
easier for monolithic integration.
Topologies
Some examples of generalized LC oscillator topologies are shown in Fig. 1.10. The
Colpitts oscillator in Fig. 1.10(a) is one of the most popular oscillator topologies.

























Figure 1.10: Generalized LC oscillator topologies: (a) Colpitts oscillator, (b) Hart-
ley oscillator, (c) cross-coupled pair oscillator, (d) series feedback oscillator.
sistance at the input of the transistor. In order for the oscillation to start up,
the negative resistance must be sufficient to compensate the loss in the inductor
L1. One advantage of the Colpitts oscillator is its simple structure with a single





L1 × C1 × C2/ (C1 + C2)
(1.18)
Another single-transistor oscillator topology is the Hartley topology, as shown in
Fig. 1.10(b). Unlike the Colpitts oscillator, the Hartley oscillator has two inductors
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C1 × (L1 + L2)
(1.19)
Fig. 1.10(c) shows the cross-coupled pair topology. Two transistors Q1 and Q2 are
connected in a cross-coupled configuration to generate sufficient negative conduc-
tance in order to compensate the loss in the parallel LC resonator formed by L1
and C1. Due to the differential mode operation, the source terminal of the tran-
sistors is the virtual ground at the odd harmonic oscillation frequencies. When
taking the differential output from Vo+ and Vo−, the even harmonic frequencies







In the series feedback topology shown in Fig. 1.10(d), an inductor is connected
to the base of the transistor to create instability. Then C1 is selected such that
the output reflection coefficient Γout is maximized. The matching network at the
output is to transform the 50 Ω termination into a load reflection coefficient ΓL at
the operating frequency, with the condition of ΓL · Γout = 1 [26].
Phase noise
For an ideal oscillator, all the carrier power is located in an infinitely small band-
width around the carrier frequency and its harmonics. However, in practice, the
spectrum purity is corrupted by the noise from the oscillator circuitry, such as tran-
sistor’s thermal noise and flicker noise, and the externally generated noise, such
as noise from the power supply. This means that for a non-ideal oscillator, the
carrier power is distributed in an infinite bandwidth around the carrier frequency










Figure 1.11: Phase noise spectrum based on Leeson’s model.
the phase noise. Usually, the phase noise is expressed as the ratio of the output
power divided by the noise power relative to one Hertz bandwidth, measured at
an offset from the carrier frequency. The unit of phase noise is usually expressed
in dBc/Hz. For most applications, the phase noise is one of the most important
parameters in VCO design. According to Leeson’s phase noise model, the phase
noise of a VCO at an offset ∆f from the carrier frequency fo can be expressed
as [27]:




















where F is the excess noise factor, Psig is the oscillation amplitude, fc is the 1/f
corner frequency of device noise and Q is the quality factor of the resonant tank.
Fig. 1.11 shows the phase noise spectrum according to Eq. (1.21).
Frequency tuning range (FTR)
With the increasing demand for broadband communication systems, oscillators
having wide FTR are crucial to cover the required frequency bands. Furthermore,
some additional tuning range is always required on top of the required range in
order to compensate for the process and temperature variations. However, serious
trade-offs exist between phase noise and FTR, which makes wideband and low
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phase noise VCO design very challenging, especially at microwave and millimeter-
wave frequencies. The frequency of the LC VCO can be tuned by adjusting the
resonant frequency of the LC tank. Most commonly, this is achieved by adjusting
the DC voltage to vary the capacitance of a varactor in the LC tank. An ideal
VCO has a linear relationship between the oscillation frequency and the tuning
voltage, which is preferable in a phase-locked loop (PLL) design [28]. However,
due to the non-linear properties of the varactor, the frequency tuning is usually
non-linear.
Output power and power consumption
Besides phase noise and FTR, output power and power consumption are also im-
portant in a VCO design. In many practical applications, additional amplification
is required for an oscillator with low output power in order to drive mixers, buffers
and power amplifiers properly. In the case of wideband VCO design, a large vari-
ation of output power can lead to severe variations in the conversion gain of the
mixer. Therefore, maintaining constant output power is desirable, especially for
wideband designs. In order to extend the battery life for portable devices, it is also
crucial to keep the power consumption as low as possible, which inevitably poses
a lot of design challenges for other parameters.
Pushing and pulling
Pushing and pulling effects are described as the change in the oscillation frequency
with the supply voltage and the output loading condition respectively. To reduce













Figure 1.12: Chebyshev bandpass filter (a) using lumped LC elements, (b) using
coupled transmission line.
1.3.5 Filter
Bandpass filters are often used in the RF transceiver front-end to reject interfer-
ences in the receiving path and undesired spurs in the transmission path. Tra-
ditionally, these filters are realized off-chip with LC circuits or surface acoustic
wave (SAW) devices due to their superior Q-factors with low insertion loss. Filters
with higher Q-factors and low insertion loesses have sharper rejections for inter-
ferences and undesired spurs, and less attenuations for desired signals. However,
these off-chip filters prevent full integration of the RF transceiver front-end, and
can add to the overall cost of a radio substantially. Therefore, recently there has
been much research interest to design these filters on-chip. However, the most
difficult challenge for on-chip filters is to achieve high Q-factors with low intertion
losses. Although the filter performance can be enhanced by active circuitry that
generates negative resistance for loss compensation, extra noise is added due to
the active components, which makes these active filters less favorable for low noise
applications.
At microwave and millimeter-wave frequencies, distributed filters using cou-
pled transmission line resonators are preferable over lumped LC filters due to
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their higher on-chip Q-factors with more scalable and accurate transmission line
models. Moreover, the size of the transmission lines becomes less an issue due
to the small wavelengths at microwave and millimeter-wave frequencies. Fig. 1.12
compares the Chebyshev bandpass filter using lumped LC elements and using
coupled transmission line.
1.4 Motivation, Scope and Thesis Organization
In most cases, designers can only access limited choices of technologies. With a
given technology, improvements in the circuit performance of each building block
play a crucial role in order to achieve a certain system specification. Moreover, the
decision of a system achitecture is highly dependent on the circuit performance
of each block. Therefore, the aim of this thesis is to propose and realize innova-
tive circuit topologies and techniques in order to overcome design challenges in
microwave and millimeter-wave ICs. More specifically, the problems addressed in
this thesis are listed below:
1. For the design of microwave and millimeter-wave Colpitts oscillators, the
frequency of oscillation is usually limited to frequencies much lower than the
transistor’s fT to achieve good performance with sufficient negative resistance
margin for oscillation start-up.
2. The frequency tuning of conventional varactor-based LC VCOs is usually
limited due to the large LC tank parasitic capacitance and the capacitance
ratio Cmax/Cmin of the varactor with a limited range of tuning voltage. Fur-
thermore, at higher frequencies, the varactor used in the conventional VCO
has a much lower quality factor than an inductor, which becomes a limiting
factor for wideband microwave and millimeter-wave VCO designs.
3. In a conventional low-IF up-converter, high-Q off-chip filters are required af-
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ter the up-conversion mixer to remove undesired output spurs including the
LO feedthrough, image signal, and intermodulation distortion due to the non-
linearity. The off-chip filters inevitably prevent the monolithic integration of
the whole up-converter in a single IC. A crucial step to realize the monolithic
integration is to design a highly-linear double-balanced up-conversion mixer
with ultra-low LO feedthrough, which can be used as a mixer cell to form
the fully integrated image rejection up-converter. However, at microwave
and millimeter-wave frequencies, the LO feedthrough suppression using the
double-balanced mixer is greatly limited due to many other high frequency
coupling effects, such as electromagnetic (EM) coupling and substrate cou-
pling.
The main objectives of this thesis are:
1. To propose a new circuit technique to increase the negative resistance and
hence the maximum operating frequency of microwave and millimeter-wave
Colpitts oscillators without compromising the performance.
2. To propose a new varactorless tuning technique that is suitable for microwave
and millimeter-wave wideband LC VCOs.
3. To investigate and propose an innovative solution to design a highly-linear
double-balanced up-conversion mixer with ultra-low LO feedthrough at mi-
crowave and millimeter-wave frequencies.
The proposed circuit techniques and design solutions of the research work presented
in this thesis are all verified by experimental results.
In Chapter 2, a parasitic cancellation technique is proposed to enhance the
performance of Colpitts oscillators. The feasibility of the technique is first demon-
strated in a discrete design. Then the actual MMIC proof of concept is shown
26
using three Colpitts oscillator designs targeting for VSAT applications, one at X-
band and two at Ka-band, in a 0.2-µm GaAs pHEMT technology with a fT of 60
GHz. At the end of the chapter, an extended application of the parasitic cancel-
lation technique is introduced, which allows a dual-band Colpitts VCO design by
switched negative resistance shaping.
In Chapter 3, a varactorless frequency-tuning technique using tunable negative-
inductance and tunable negative-capacitance cells is proposed for wideband LC
VCO designs. The varactorless tuning technique is analyzed in detail. Two wide-
band varactorless VCOs implemented in a 0.35-µm SiGe BiCMOS process are
presented to demonstrate the principle. The first VCO design achieves a wide
FTR with a tunable NI cell. In the second VCO design, both a tunable NI cell
and a tunable NC cell are used in order to achieve a constant output power during
the frequency tuning. The potential applications of the proposed technique are for
higher microwave and millimeter-wave frequencies such as 60 GHz and 77 GHz.
In Chapter 4, issues of linearity and LO feedthrough of the double-balanced
Gilbert mixer are first investigated. Then a highly-linear double-balanced up-
conversion mixer design implemented in NXP’s QUBIC4X SiGe BiCMOS technol-
ogy is presented, which targets low-IF Ka-band VSAT applications.
Chapter 5 summarizes the main contributions of the thesis and proposes direc-
tions for future research.
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Parasitic Cancellation Technique for Colpitts
Oscillators
2.1 Introduction
The Colpitts oscillator is one of the most popular oscillator topologies due to its
simplicity and potentially lowest phase noise [11], [29]–[42]. Colpitts oscillators are
widely used in the microwave and millimeter-wave frequency range [11], [36]–[42].
However, for a given technology, the frequency of oscillation fOSC is usually limited
to frequencies much lower than the transistor’s fT to achieve good performance
with sufficient negative resistance margin for oscillation start-up.
In this work, the high frequency limitation of the conventional Colpitts oscilla-
tors is investigated first. Then a parasitic cancellation technique will be proposed
to increase the negative resistance and hence the maximum operating frequency
of microwave and millimeter-wave Colpitts oscillators. The feasibility of the tech-
nique will be demonstrated in a discrete design as a proof of concept, where an
additional capacitor is placed across the base and collector to artificially mimic the
problem encountered in monolithic microwave integrated circuit (MMIC) designs.
Next, the MMIC proof of concept will be shown in three Colpitts oscillator designs,
one at X-band and two at Ka-band, in OMMIC’s 0.2-µm GaAs pHEMT technol-
ogy with a fT of 60 GHz. At the end of the chapter, an extended application

















Figure 2.1: Conventional common drain Colpitts oscillator with drain inductor.
Colpitts VCO design by switched negative resistance shaping.
2.2 Conventional Colpitts Oscillators
Fig. 2.1 shows a conventional common drain Colpitts oscillator with the RF output
taken from the drain. Lres, Cres, C1 and C2 form the series resonant tank. Here a
FET is used as the active element, but other types of transistors can also be applied.
The parasitic gate-drain capacitance Cgd and the gate-source capacitance Cgs of
the FET are shown explicitly. C1 and C2 are the feedback capacitors to generate
sufficient negative resistance at the input to compensate for the loss of the resonator
formed by Lres and Cres. The gate is biased through a choke inductor Lchoke. The
conventional Colpitts oscillator with the output taken from the resonator requires
an additional output buffer for a 50 Ω termination load. In this topology, the
output buffer is not needed, since the load is isolated from the resonator provided
that Cgd is zero [43]. Another advantage of this topology is that the output power
can be increased with a larger drain inductor Ld without reducing the voltage










Figure 2.2: Circuit for derivation of the input impedance of conventional common
drain Colpitts oscillator with negligible Cgd and Cgs.
2.2.1 Negative Resistance
At low frequencies, the effects of Cgd and Cgs are negligible. The circuit for deriva-
tion of the input impedance Zin is shown in Fig. 2.2 using the small-signal model
of the FET. Assuming RS ≫ 1/ (ωC2) and a large ro, Zin can be found by applying













From Eq. (2.1), the imaginary part of Zin is capacitive and the real part of Zin is
the negative resistance, which can be expressed as:
Rneg = − gm
ω2C1C2
(2.2)
From Eq. (2.2), Rneg is inverse proportional to ω
2, causing a lower negative resis-
tance at higher frequencies. Therefore, in order to have sufficient negative resis-
tance at higher frequencies to ensure oscillation start-up, a higher gm and smaller
values of C1 and C2 have to be selected.
2.2.2 High Frequency Limitations
For monolithic microwave integrated circuit design, the effects of Cgd and Cgs must
be considered. Note that Cgs can be absorbed into C1. As smaller values of C1 and
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C2 are required for higher oscillation frequencies with Cgd remaining the same, the
negative resistance decreases due to the Miller effect of Cgd. The effect starts to
appear at frequencies far below the transistor’s fT and becomes significant when
the frequency approaches fT . Therefore, it becomes difficult for the oscillation
to start at microwave and millimeter-wave frequencies. It is also noted that the
parasitic capacitance Cgd reduces the isolation between the RF output and the
resonator.
To reduce the Miller effect, the terminating impedance can be lowered using
a transmission line [41]. However, the improvement in the negative resistance
is not too large. Recently, a new modified Colpitts oscillator topology has been
reported to reduce the Miller effect and enhance the negative resistance by adding
an additional transistor [44]. But the circuit complexity and current consumption
increase.
2.2.3 Miller Effect of Cgd on Negative Resistance
Generalized equivalent impedance ZM due to Zgd
Fig. 2.3(a) shows the circuit for the derivation of the generalized equivalent impeda-
nce ZM due to any gate-drain impedance Zgd of the common drain Colpitts oscil-
lator with the small-signal model of the FET. ZL is the load impedance connected
to the drain. ZM is the equivalent impedance seen at the input due to the Miller
effect of Zgd. Based on the definition of the Miller effect [45], [46], the equivalent
impedance ZM due to Zgd can be found as:


























Figure 2.3: (a) Circuit for derivation of generalized equivalent impedance ZM due
to Zgd, (b) Equivalent circuits seen at the input considering Cgd.
where Av is the amplifier voltage gain between the drain and gate, i.e.,
Av = Vo/Vin (2.4)
Using KCL and KVL, we find
Vgs
jXC1





= Vgs · gm + Vo
ZL
(2.6)
Solving Eq. (2.5) and (2.6), Av is found as:













By substituting Eq. (2.7) into Eq. (2.3), the general expression of the equivalent
impedance ZM can be found for different cases of Zgd.
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Equivalent impedance due to Cgd
Using the above derivation, jXCgd is used as Zgd to find the equivalent impedance
seen at the input, where XCgd is the reactance of Cgd. Fig. 2.3(b) shows the
equivalent circuit seen at the input, where RM and CM are the equivalent parallel
resistance and parallel capacitance of ZM due to Cgd. Rneg is the generated negative
resistance with an ideal transistor, which has been derived previously in Eq. (2.2).
Zin is the equivalent input impedance, including the effect of both CM and RM .
And Zeq is the input impedance without RM . Assuming ZL is an inductor with
reactance ωLd, and let
R = − ZL
jXCgd
= ω2LdCgd (2.8)
R′ = − ZL
jXC2
= ω2LdC2 (2.9)
then the real and imaginary part of (1− Av) can be expressed as:
ℜ (1− Av) = g
2
m (1−R′) + ω2 (C1 + C2)2
(1−R) · [g2m + ω2 (C1 + C2)2] (2.10)
ℑ (1− Av) = gmR
′ω (C1 + C2)
(1−R) · [g2m + ω2 (C1 + C2)2] (2.11)
Then RM and CM can be found as:
RM =
−1
ωCgd · ℑ (1− Av) =
− [g2m + ω2 (C1 + C2)2] · (1−R)
gmR′ω2 (C1 + C2) · Cgd (2.12)
CM = Cgd · ℜ (1− Av) = Cgd · g
2
m (1−R′) + ω2 (C1 + C2)2
(1−R) · [g2m + ω2 (C1 + C2)2] (2.13)
when Ld = 0 nH, RM → −∞ and CM → Cgd, which is equivalent to Cgd connected
between the gate and ground. The real part of Zeq can also be derived as:
Req =
Rneg
(C2M · g2m) / (ω2 · C21C22) + (CM/C1 + CM/C2 + 1)2
(2.14)
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Figure 2.4: (a) RM versus Ld, (b) CM versus Ld for different values of C1 and C2.
The effect of the drain inductor Ld on the negative resistance will be analyzed
next, using the above derived expressions for RM , CM and Req.
Effect of drain inductor Ld
In order to investigate the effect of Ld on RM and CM , consider a design example
at 10 GHz with gm = 0.2 S, and Cgd = 0.1 pF. Fig. 2.4 shows the behavior of
RM and CM as a function of Ld for different values of C1 and C2. RM changes
from negative to positive as Ld increases. And CM changes from Cgd to a negative
maximum value, then increases to a positive maximum value very rapidly. The
zero crossing occurs at Ld = 1/ (ω
2 · Cgd) or R = 1. The simulated input resistance
Rin and reactance Xin versus Ld are shown in Fig. 2.5. As Ld increases beyond
Ld = 1/ (ω
2 · Cgd), Rin is no longer negative. To analyze this behavior, Eq. (2.14)
is considered, in which Rneg = −gm/ (ω2C1C2) in the numerator is the initial
negative resistance without considering the Miller effect. And the denominator
is positive for a positive CM . Therefore, the negative resistance Req is less than
−gm/ (ω2C1C2) for a positive CM . And the negative resistance Req is reduced to a
very small value by the positive maximum of CM . Together with a positive RM in
parallel, the overall negative resistance exists only for Ld < 1/ (ω
2Cgd) as shown
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Figure 2.5: Simulated input impedance Zin versus Ld of conventional Colpitts
oscillator at 10 GHz: (a) input resistance Rin, (b) input reactance Xin.
in Fig. 2.5(a).
It is noted from Fig. 2.4(a) that RM with larger values of C1 and C2 increases
faster for small Ld and slower for large Ld. It is also noted that there exists an
optimum Ld for a maximum negative resistance in the region of Ld < 1/ (ω
2 · Cgd).
When C1 and C2 are larger, the maximum negative resistance is smaller with a
smaller optimum Ld. In practice, when the frequency is high, a small value of Ld
has to be selected in order to maximize the negative resistance. This small Ld
inevitably leads to a low output power. Furthermore, with the presence of Cgd the
isolation of the output from the input resonator is reduced.
2.3 Parasitic Cancellation Technique
2.3.1 Description of Parasitic Cancellation Technique
Fig. 2.6 shows the modified common drain Colpitts oscillator with the parasitic
cancellation technique. In order to eliminate the Miller effect caused by Cgd, and
to increase the isolation between the RF output and the resonator, the inductor
Lgd is placed in parallel with Cgd. This cancels the reactive component of Cgd at

















Figure 2.6: Modified common drain Colpitts oscillator with the parasitic cancella-
tion technique.
A similar cancellation technique has been proposed in the design of amplifiers
to achieve higher amplifier gain and better stability [47]. Other “neutralization”
techniques for amplifier designs have also been proposed [11], [47], [48]. However,
to our knowledge, the cancellation technique has never been applied to oscillator
designs.
2.3.2 Input Impedance
To analyze the input impedance, consider the same design example of Section 2.2.3.
Lgd is 2.53 nH to cancel Cgd at 10 GHz. Fig. 2.7 shows the comparison at 10 GHz
of the simulated input resistance as a function of C1 and C2 for Ld = 1 nH with
and without the parasitic cancellation technique. As shown, with the parasitic
cancellation the negative resistance is significantly increased.
Fig. 2.8 shows the input impedance versus frequency of the modified common
drain Colpitts oscillator with parasitic cancellation technique. Different combina-
tions of the values of C1 = C2 and Ld are shown. As shown in Fig. 2.8(a), the
negative resistance reduces when C1 and C2 increase. The negative resistance at 10
GHz remains the same for larger Ld, while it reduces for other frequencies. This is
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Figure 2.7: Comparison at 10 GHz of the simulated input resistance Rin versus C1
and C2 for Ld = 1 nH.






 Ld=1 nH  Ld=1 nH

























300  Ld=1 nH  Ld=1 nH
















Figure 2.8: Simulated input impedance Zin versus frequency of modified Colpitts
oscillator with ideal inductors: (a) input resistance Rin, (b) input reactance Xin.
because the exact cancellation occurs at 10 GHz only. It is noted that for the case
with C1 = C2 = 0.3 pF and Ld = 3 nH, the maximum negative resistance occurs
slightly higher than 10 GHz, because, at that frequency, the parallel resonator of
Lgd and Cgd appears capacitive. This capacitive component across gate and drain
together with Ld creates an additional negative resistance at the input, leading
to a maximum negative resistance, as explained in Section 2.2.3. As shown in
Fig. 2.8(b), both the reactance and the slope of the curve around 10 GHz reduce
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(b)
Figure 2.9: (a) Circuit for derivation of equivalent impedance ZM with parasitic
cancellation. (b) Simulated RM and XM versus frequency for C1 = C2 = 0.3 pF.
of Ld. This has an impact on the tuning range, which is discussed in the next
section.
To gain insight in the behavior of the input impedance with the parasitic can-
cellation, the equivalent impedance due to Lgd and Cgd seen at the input can be
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derived based on the general expression for ZM provided in Section 2.2.3. As
shown in Fig. 2.9(a), RM and XM are the equivalent parallel resistance and par-




ℑ (1− Av) · j =
(Zgd/ZL + 1) ·
[
g2m + ω
2 (C1 + C2)
2
]




ℜ (1− Av) · j =
(Zgd + ZL) ·
[
g2m + ω
2 (C1 + C2)
2
]
g2m (1 + jωC2ZL) + ω
2 (C1 + C2)
2
(2.16)
where Zgd is given by:
Zgd = jXLgd ‖ jXCgd = jωLgd
1− ω2LgdCgd (2.17)




Fig. 2.9(b) shows the simulated RM and XM with Ld = 1 nH and 3 nH for C1 =
C2 = 0.3 pF. Note that RM is positive and XM is capacitive for ω < ωo. RM is
negative and XM is inductive for ω > ωo. It is also noted that with a larger Ld,
both RM and XM are smaller. And since RM and XM are in parallel with the
rest of the circuit, the smaller their values, the larger their impact is on the overall
input impedance Zin. This explains why a smaller Ld results in a flatter negative
resistance Rin and a reduced slope of reactance Xin with frequency.
2.3.3 Frequency Tuning Range
The frequency tuning of common drain Colpitts oscillators is usually achieved by
replacing Cres with a varactor. As the capacitance of the varactor changes with the
control voltage, the equivalent reactance of the resonator changes. At the initial
oscillation start-up, the condition Rin + Rres < 0 must be satisfied. When steady
state oscillation is reached, the oscillation frequency is determined by the resonator



















Figure 2.10: Series to parallel transformation of the cancellation resonator.
Cmax/Cmin ratio of the varactor, the negative resistance and the reactance also limit
the tuning bandwidth. It is desirable to have a high and flat negative resistance
over a wide frequency range, and to have a small slope of reactance with frequency.
Considering the input impedance with parasitic cancellation as shown in Fig. 2.8,
a smaller Ld and larger C1 and C2 are favored for a wide tuning bandwidth, since
it provides a flatter negative resistance and a reduced slope of reactance with fre-
quency. However, larger C1 and C2 lead to a smaller negative resistance and a
smaller Ld results in lower output power. Therefore, there is a trade-off between
the negative resistance and the tuning range when selecting C1 and C2 and another
trade-off between the output power and the tuning range when selecting Ld.
2.3.4 Q-factor of the Inductor Lgd
Previously, the inductor Lgd was assumed lossless. To analyze the effect of the series
resistance of Lgd, a series to parallel transformation is applied as shown in Fig. 2.10.
rLgd represents the series resistance of inductor Lgd and QLgd is the Q-factor of Lgd.
rLgdp and Lgdp denote the equivalent parallel resistance and inductance respectively.
At the resonant frequency, Lgdp cancels Cgd, leaving only rLgdp between the gate
and the drain terminals. This rLgdp will also be Miller-transformed to the input,
which reduces the Q-factor of the resonant tank. Therefore, rLgdp should be as
large as possible. Since rLgdp = QLgd · ωLgdp, and for a given frequency Lgdp is
fixed due to the fixed Cgd, one way to increase rLgdp is to maximize QLgd. Fig. 2.11
42

















































Figure 2.11: Simulated input impedance Zin versus frequency of modified Colpitts
oscillator with QLgd = 5: (a) input resistance Rin and (b) input reactance Xin.
shows the input impedance of the modified Colpitts oscillator with QLgd = 5. With
a non-ideal Lgd, the negative resistance decreases for larger Ld. The effect of this
decrease tends to be small for larger C1 and C2. It is noted that with the non-ideal
Lgd, the negative resistance versus frequency becomes flatter, and the reactance
curve tends to be more linear, which are both good for frequency tuning.
2.3.5 Phase Noise
According to Leeson’s model [27], the phase noise of a VCO at an offset ∆f from
the carrier frequency fo in the 1/f
2 region can be expressed as:











where F is the excess noise factor, Psig is the oscillation amplitude and Qr is the
quality factor of the resonant tank. In order to minimize the phase noise, both Psig
and Qr have to be maximized. The resistive loss of the resonant tank has to be
minimized to maximize both Psig and Qr in order to reduce the phase noise [11],
[30], [31], [49]. Fig. 2.12(a) shows the equivalent circuit for the resonant tank.































Figure 2.12: (a) Equivalent circuit of the resonant tank (b) Simulated RM versus
Ld with and without parasitic cancellation.
Thus, Rresp has to be maximized by maximizing the Q-factor of the resonator,
which is mainly determined by the Q-factor of the inductor Lres. Besides Rresp,
the magnitude of the equivalent parallel resistance RM (i.e., |RM |) due to the Miller
effect also has to be maximized. Using the example of Section 2.2.3, consider a
non-ideal Lgdp = 2.53 nH cancelling Cgd = 0.1 pF at 10 GHz, leaving rLgdp between
the gate and the drain terminals. To find the parallel equivalent resistance RM
due to rLgdp, Zgd in Eq. (2.7) is substituted by rLgdp. Thus RM can be found as:
RM =
rLgdp
ℜ (1− Av) (2.20)
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Fig. 2.12(b) compares the simulated RM versus Ld with and without parasitic
cancellation at 10 GHz for C1 = C2 = 0.3 pF. It is observed that without cancella-
tion, |RM | reduces significantly for increasing Ld. Therefore, without cancellation,
a very small value of Ld has to be selected to achieve good phase noise, which
inevitably leads to a very low output power. When the parasitic cancellation is
applied, |RM | increases first, then reduces as Ld increases. Hence, with a proper
selection of Ld, it is possible to achieve both good phase noise and sufficient output
power at the same time. It is also noted that a larger QLgd results in a larger |RM |,
which translates to a better phase noise. When an even higher output power is
desirable, a larger Ld has to be selected, but the phase noise would increase due
to the lower |RM |. However, even for QLgd = 5, the phase noise with cancellation
would still be better than without cancellation, because of the larger |RM |.
2.3.6 Parasitic Cancellation Flexibility
As mentioned above, for a given center frequency, a direct cancellation of Cgd
results in a fixed value of Lgd, which may have a large size and a Q-factor that is
mainly determined by the process. To enhance the parasitic cancellation flexibility,
an additional capacitor Ct can be placed in parallel with the cancellation inductor
Lgd as shown in Fig. 2.13. So Lgd, Cgd and Ct form the new parallel resonator.
Because of Ct, a smaller value of Lgd can be selected, which allows a more flexible
design with a smaller circuit size and the possibility of a larger rLgdp. Furthermore,


















Figure 2.13: Modified common drain Colpitts oscillator with the improved parasitic
cancellation flexibility.
2.3.7 Increasing the Maximum Operating Frequency
Through the parasitic cancellation, the maximum operating frequency of the com-
mon drain Colpitts oscillators is increased. In order to get an idea of the increase
in the operating frequency, simulations are carried out using OMMIC’s ED02AH
library for 0.2-µm GaAs pHEMT technology [50]. The models provided in the
design kit are used for the transistors, inductors, capacitors, and resistors. The
investigations are purely based on schematic simulations without considering prac-
tical layout issues. The objective is to find the maximum operating frequency for
the common drain Colpitts oscillator with a minimum output power of 0 dBm
and a negative resistance of at least −10 Ω at the design frequency. Designs with
and without the parasitic cancellation are compared for power consumptions of 7.5
mW, 10 mW and 15 mW with Vdrain set to 1.8 V. Vgate is adjusted to control the
drain current for different power consumptions. The transistor size and the resis-
tance of RS are fixed, and ideal components are used for Lchoke and Cd. The values
of Ld, C1, and C2 are adjusted to satisfy the requirements. Then the resonator is
designed to satisfy the condition Xres = −Xin. For the design with the parasitic
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Figure 2.14: Comparisons for the simulated maximum operating frequency and
normalized phase noise with and without the parasitic cancellation at power con-
sumptions of 7.5, 10, and 15 mW.
cancellation, the cancellation frequency is the same as the operating frequency,
which is adjusted by Lgd. To compare the phase noise at different frequencies, the
normalized phase noise is used, which is defined as [14]:
PNnorm = L {∆f} − 20 log fOSC
∆f
(2.22)
As shown in Fig. 2.14, the maximum operating frequency for a minimum output
power of 0 dBm and at least −10 Ω negative resistance, is significantly increased
with the parasitic cancellation. The maximum frequencies are increased by 16%,
69%, and 71% for power consumptions of 7.5, 10, and 15 mW, respectively. It is
noted that the improvements are larger for higher power consumptions. Because
to achieve the output power requirement of 0 dBm at higher power consumptions,
a relatively smaller inductor Ld suffices. This leads to a much larger improvement
in the negative resistance due to the larger magnitude of the equivalent parallel
resistance RM (i.e., |RM |) as explained in Section 2.3.5. And for lower power
consumptions, a relatively large Ld is needed, which results in a smaller improve-
ment in the negative resistance. Furthermore, with the parasitic cancellation, the
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normalized phase noise is also improved by around 2∼3 dB. The improvement in
phase noise with the parasitic cancellation agrees with the phase noise analysis in
Section 2.3.5.
2.3.8 Large-Signal Regime and Uncertainty in the Miller Capacitance
The oscillator startup condition is normally assessed through small-signal analysis.
However, for steady state oscillation, a large-signal analysis must be performed. To
investigate the large-signal behavior of the cancellation technique and the effect of
uncertainty in the Miller capacitance, consider another design example at 27 GHz
using the chip model of Infineon’s discrete bipolar transistor BFP520 (fT=45 GHz),
excluding its package parasitic capacitances and transistor lead inductances. This
discrete transistor BFP520 is also used in the discrete design discussed in Section
2.4. C1 and C2 are set at 0.1 pF, while Cbc is found to be 0.074 pF between base
and collector terminals. Note that the value of Cbc is in the order of the value
of C1 and C2. The inductor Lbc is designed to be 0.44 nH to cancel Cbc at 27
GHz. The collector bias current Ic is set as 5.5 mA. By optimizing, to achieve
the maximum negative resistance of the conventional common collector Colpitts,
the collector inductor Lc is found as 0.1 nH. The simulated small-signal negative
resistance at 27 GHz is increased from −5 Ω without the cancellation to −22 Ω
with the cancellation.
The simulation setup for the large-signal input resistance is shown in Fig. 2.15(a).
The simulated large-signal negative resistance as a function of the peak-to-peak
base voltage VPP,base is shown in Fig. 2.15(b). It is observed that the negative re-
sistance reduces as the signal level increases. Also note that at the intercept point,
the input resistance becomes positive. With the parasitic cancellation, the nega-
tive resistance of the modified configuration is always higher than the conventional







































Figure 2.15: Large-signal input resistance simulation: (a) simulation setup (b)
comparison of the simulated large-signal input resistance at 27 GHz.
relaxes the startup condition, it is also able to sustain higher tank oscillation am-
plitudes. For example, if the resonator loss resistance is 4 Ω, the oscillation of the
conventional Colpitts would stabilize with a resonator tank signal swing of 400 mV
peak-to-peak, while the modified Colpitts oscillator is able to start-up with a good
margin, and stablizes with a swing close to 900 mV peak-to-peak.
Usually, there is an uncertainty in the value of Cbc due to fabrication toler-
ances. In order to assess the impact of the uncertainty, Cbc is varied from half to
double the typical value of 0.074 pF with Lbc remaining unchanged. The simulated
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 Modified (VPP,base=100 mV)
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Figure 2.16: Simulated input resistance at 27 GHz as a function of Cbc for VPP,base =
100 mV and VPP,base = 1000 mV.
negative resistance at 27 GHz is shown in Fig. 2.16. As Cbc increases, the negative
resistance decreases. However, compared with the conventional Colpitts oscillator,
the modified Colpitts oscillator still provides a much higher negative resistance.
Note that the negative resistance curve shifts upward for higher base signal levels.
2.4 Discrete Design Verification
2.4.1 Oscillator Designs
In order to verify the proposed parasitic cancellation technique in a discrete design,
we purposely design the oscillators at a lower frequency of 400 MHz in order to
reduce the influence of other parasitic capacitances and transistor lead inductances,
which do not exist in integrated circuits. To demonstrate the principle, we place a
discrete capacitor across the base and the collector to artificially mimic the parasitic
base-collector capacitance. The parasitic Cbc of 0.074 pF would produce a parasitic
reactance of 79.6 Ω at 27 GHz. Therefore, to have the same parasitic reactance at
400 MHz, we place a capacitor of 5 pF between the base and collector. Murata chip




































Figure 2.17: Schematic for discrete design verifications: (a) conventional Colpitts
without parasitic cancellation (b) modified Colpitts with parasitic cancellation.
0402 resistors with a tolerance of ±5% are used in the design. Infineon’s discrete
bipolar transistor BFP520 is used as the active device. And Rogers high-frequency
laminate with ǫr = 2.2 and thickness of 31 mils is used as the substrate.
Conventional design
The conventional Colpitts configuration as shown in Fig. 2.17(a) is designed with
Vcc = +3 V. R1 and R2 provide the DC bias for the base of the transistor Q1. C1
and C2 are set as 18 pF. An RE of 200 Ω is selected to provide enough collector
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current Ic. The value of Lc is designed to provide the maximum negative resistance
at 400 MHz. Further increasing Lc starts to reduce the negative resistance, which
agrees with the analysis of Section 2.2.3. All the component values are provided
in Table 2.1.
Modified design
The modified Colpitts configuration with the parasitic cancellation technique is
designed to increase the negative resistance. In order to compare with the con-
ventional design, C1, C2, and RE remain the same. At around 400 MHz, an Lbc
of 30 nH resonates with the Cbc of 5 pF. A Cd of 470 pF is selected in order to
block DC while providing a low reactance at the oscillation frequency. Due to the
cancellation, the negative resistance is enhanced and also much less sensitive to
the value of Lc. Hence, a higher Lc value is used to enhance the RF output power.
Since Cbc is cancelled, without modification the resonant frequency would increase.
In order to maintain the same resonant frequency as the conventional design, Cres
is increased from 2.4 to 2.7 pF.
Modified design (low power)
With the parasitic cancellation technique, the design flexibility is substantially im-
proved. By cancelling Cbc, the oscillator start-up condition is relaxed. Therefore,
for the same negative resistance, less collector current Ic is needed. This, how-
ever, increases the phase noise. In order to reduce the phase noise, the feedback
capacitors C1 and C2 should be made larger [51]. Hence, with Cbc cancelled, larger
values of C1 and C2 can be used to optimize the phase noise performance and still
have sufficient negative resistance to ensure start-up. To demonstrate the design
flexibility enhancement, RE is increased from 200 to 430 Ω, and C1 and C2 are
designed to be 22 pF based on the modified design. Then, the resonator inductor
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Table 2.1: Component Values for Discrete Oscillator Design Verifications
Conventional design Modified design Modified design (low power)
R1 (kΩ) 8.2 8.2 8.2
R2 (kΩ) 22 22 22
RE (Ω) 200 200 430
C1 (pF) 18 18 22
C2 (pF) 18 18 22
Cres (pF) 2.4 2.7 2.7
Cbc (pF) 5 5 5
Cd (pF) N.A. 470 470
Lc (nH) 5.8 24 24
Lres (nH) 75 75 68
Lbc (nH) N.A. 30 30
Lres is fine-tuned to keep the oscillation frequency at 400 MHz.
The detailed component values for the three oscillator designs are listed in Table
2.1. The three designs are simulated in ADS, and for more accurate simulation
results, the measured S-parameter data of the chip inductors and capacitors are
used. The Gummel−Poon model and the package equivalent model provided in
the datasheet are used for the BFP520 transistor. As shown in Fig. 2.18, the
simulated negative resistance at 400 MHz is -29 Ω, -81.5 Ω, and -29 Ω for the
conventional design, modified design, and modified design optimized for low power
consumption, respectively.
The simulated VPP,base swing is 1.3 V, 2 V, and 1.3 V for the conventional
design, modified design, and modified design optimized for low power consumption,
respectively. The larger VPP,base swing of the modified design is the result of the
higher negative resistance due to the parasitic cancellation.
To assess the impact of the cancellation technique on the isolation, the simu-
lated load pulling effects are shown in Fig. 2.19. The variation in oscillation fre-
quency is shown as a function of the phase of a load presenting a voltage standing
wave ratio (VSWR) of 1.2 and 1.5 to the oscillator, respectively. The cancellation
technique should reduce the load pulling effect. It is noted, however, that the load
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Figure 2.18: Comparison of the simulated input resistance at 400 MHz for the
three discrete oscillator designs.




















 Conventional (Lc=5.8 nH)
 Modified (Lc=24 nH)
 Modified with Lc=5.8 nH
(a)




















 Conventional (Lc=5.8 nH)
 Modified (Lc=24 nH)
 Modified with Lc=5.8 nH
(b)
Figure 2.19: Simulated load pulling effect for (a) VSWR=1.2, (b) VSWR=1.5.
pulling effects are similar for the conventional design and the modified design. This
is due to the much larger collector inductor Lc used in the modified design. The
cancellation technique actually reduces the load pulling sensitivity, but the large
Lc, used to increase the RF output power, increases the load pulling sensitivity
again. For the modified design with the collector inductor reduced to the value of
the conventional design, i.e., Lc = 5.8 nH, the load pulling effect is significantly
reduced. Hence, by parasitic cancellation, the isolation between the RF output
and the resonator is increased.
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Figure 2.20: Photograph of a fabricated descrete Colpitts oscillator.





















Test Resistance ( )
 Conventional
 Modified
 Modified (low power)
Figure 2.21: Measured RF output power versus test resistance for the three discrete
oscillators.
2.4.2 Experimental Results
The photograph of a fabricated Colpitts oscillator is shown in Fig. 2.20. The out-
put spectra of the three oscillators are captured using Agilent’s E4407B spectrum
analyzer. The measured RF output power into the single-ended 50 Ω load is −3.5,
+4.1, and −2.4 dBm with a current consumption of 5.6, 5.6, and 2.9 mA for the
conventional design, modified design, and modified design optimized for low power
consumption, respectively.
In order to test the negative resistance experimentally, a test resistor is placed
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 Modified design (low power)
Figure 2.22: Measured single-sideband phase noise for the three discrete oscillators.
in series with the resonator inductor Lres. By varying the value of the test resistor,
the RF output power is observed. A comparison of the measured output power
versus test resistance for the three oscillators is plotted in Fig. 2.21. Considering
the output power of −10 dBm as the threshold, the experimentally tested nega-
tive resistance for the conventional design, modified design, and modified design
optimized for low power consumption is −19, −56, and −18 Ω, respectively.
The oscillator phase noise measurement was carried out with Agilent’s 4352B
VCO/PLL signal analyzer. A comparison of the measured phase noise for the three
oscillators is shown in Fig. 2.22. All three oscillators have a similar phase noise
performance at around 100 kHz offset. At higher offset frequencies, the modified
design shows a lower phase noise, while at lower offset frequencies it has higher
phase noise. Comparing the conventional design and modified design optimized
for low power consumption, the phase noise performance is almost the same. It is
observed that the modified design has a lower noise floor. Based on Leeson’s phase
noise model, this is due to a higher tank oscillation amplitude in the modified
design [27], [52].
The measured performance for the three oscillators is summarized in Table
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Negative resistance (Ω) −19 −56 −18
RF output power (dBm) −3.5 +4.1 −2.4
Power consumption (mW) 16.9 16.9 8.7
Phase noise (dBc/Hz)
@10 kHz −108 −102 −107
@100 kHz −122 −122 −121.5
@1 MHz −136 −144 −137
2.2. Compared with the conventional design, the measured negative resistance
increases from −19 Ω to −56 Ω for the modified design while the RF output
power increases from −3.5 dBm to +4.1 dBm. Compared with the conventional
design, the power consumption of the modified design optimized for low power
consumption is reduced by almost half from 16.9 mW to 8.7 mW while the RF
output power is improved from −3.5 dBm to −2.4 dBm without trade-offs in the
negative resistance and phase noise performance.
2.5 MMIC Proof of Concept
2.5.1 X-Band and Ka-Band Colpitts Oscillator Designs
In the previous discrete design verification, an additional capacitor is placed across
the base and collector to artificially mimic the problem encountered in MMIC de-
signs. Here, the MMIC proof of concept is demonstrated. Three Colpitts oscilla-
tors, one at X-band and two at Ka-band, are designed to validate the parasitic
cancellation technique in OMMIC’s 0.2-µm GaAs pHEMT technology with a fT of
60 GHz. The oscillator designs are based on the topologies shown earlier in Fig. 2.6
and Fig. 2.13. The FET size is optimized to achieve low phase noise performance.
A Lgd is selected to resonate with Cgd. The capacitors C1 and C2 are chosen in
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order to achieve a good compromise between the negative resistance and low phase
noise. A large RS compared with the reactance of C1 and C2 is selected in order to
reduce the loading of the resonator. The bias voltages Vgate and Vdrain are chosen
to provide sufficient negative resistance while being optimized for low phase noise.
A large capacitance value for Cd is applied to provide a very low reactance at the
design frequency. Lchoke is selected to provide a very high impedance in order not
to load the resonator. Then the series resonator Lres and Cres are designed to
satisfy the condition of Xres = −Xin. The RF output is delivered through a 50-Ω
transmission line. Momentum simulations were used extensively to optimize the
locations of all the componentsin the layout.
To the best of our knowledge, this is the first time that the parasitic cancella-
tion technique is implemented in microwave monolithic integrated oscillator circuit
designs.
X-Band design
The X-band modified Colpitts oscillator is designed at 10 GHz based on the topol-
ogy shown in Fig. 2.6. Si3N4 metal-insulator-metal (MIM) capacitors of 0.4 pF are
used for C1 and C2. Vgate = 1.6 V and Vdrain = 3 V are chosen. A relatively small
Ld of 0.3 nH is selected to achieve low phase noise and higher negative resistance.
Ka-Band design
The Ka-band modified Colpitts oscillator with a large Ld is designed at 30 GHz
based on the topology shown in Fig. 2.6. Compared with the X-band design, a
much larger Ld of 1 nH is used to enhance the output power. Si3N4+SiO2 MIM
capacitors of C1 = C2 = 0.08 pF are used to provide a high negative resistance.
Vgate = 1.34 V and Vdrain = 1.8 V are chosen to optimize the phase noise.
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Figure 2.23: Simulated input resistance Rin and reactance Xin versus frequency:
(a) X-band design, (b) Ka-band design, (c) Ka-band (flexible) design.
Ka-Band (flexible) design
The topology with the enhanced flexibility for parasitic cancellation presented in
Section 2.3.6 and shown in Fig. 2.13 is implemented for the Ka-band (flexible)
design at 30 GHz. A large Ld of 1 nH is also used to increase the output power.
The Si3N4+SiO2 MIM capacitors are used for C1 = C2 = 0.15 pF and Ct = 0.075
pF. Compared with the Ka-band design, larger C1 and C2 are used to improve
the phase noise, resulting in a smaller negative resistance. Vgate = 1.2 V and
Vdrain = 1.8 V are chosen to optimize the phase noise. Because of Ct, Lgd is small
enough to be realized with a short transmission line.
Fig. 2.23 shows the simulated input impedance versus frequency for all three
designs. For the X-band design, the negative resistance has improved from -26
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to -57 Ω at 10 GHz. For both Ka-band designs, the oscillation would never start
without the parasitic cancellation due to the positive input resistance. With the
parasitic cancellation technique, however, high negative resistances with sufficient
margin are created to ensure good start-up conditions. The negative resistance
becomes −72 Ω and −25 Ω at 30 GHz for the Ka-band design and Ka-band
(flexible) design, respectively. The negative resistance is the highest for the Ka-
band design, due to the smaller C1 and C2 used. Note that in some designs where
high-Q resonators are used, a high negative resistance is required, because many
high-Q resonators exhibit a relatively large series loss resistance [53]. Therefore,
the Ka-band design is suitable for these applications.
2.5.2 Experimental Results
Fig. 2.24 shows the micrographs of the three fabricated oscillators. The chip sizes
inclusive of the pads are 0.94 mm2, 0.71 mm2, and 0.73 mm2 for theX-band design,
Ka-band design, and Ka-band (flexible) design, respectively. The oscillators are
characterized on-wafer using Agilent’s 8565EC spectrum analyzer.
As shown in Fig. 2.25, the measured output powers of the oscillators after cal-
ibrating the cable losses are −9.3 dBm, +0.2 dBm, and +0.3 dBm at the carrier
frequencies of 9.95 GHz, 29.14 GHz, and 28.33 GHz with measured power consump-
tions of 12 mW, 15 mW, and 13 mW for the X-band design, Ka-band design, and
Ka-band (flexible) design, respectively. As shown in Fig. 2.26, the phase noise
of the three modified Colpitts oscillators at 1 MHz offset is −117.5 dBc/Hz, −94































Figure 2.24: Micrographs of the fabricated MMIC Colpitts oscillators: (a) X-band
design, (b) Ka-band design, (c) Ka-band (flexible) design.
2.5.3 Discussions
Output power and phase noise
From the experimental results, the output power of the X-band design is much
lower than the two Ka-band designs, due to the smaller Ld. However, the X-band
design achieves a very low phase noise. This is because the Ld used in the X-
band design optimizes the phase noise as explained in Section 2.3.5. Furthermore,
the small output voltage swing at the drain due to the small Ld can maintain
a sufficiently large VDS to prevent the pHEMT transistor being driven into the



















































Figure 2.25: Measured output spectrum after calibrating the cable losses for the




























Figure 2.26: Measured phase noise for the MMIC Colpitts oscillators.
output power and a low phase noise are required simultaneously with a small Ld,
a higher biasing current and a larger drain voltage are required. Comparing the
62
two Ka-band designs, the Ka-band (flexible) design has a lower measured phase
noise. This is due to the larger C1 and C2 used to optimize the phase noise in
the Ka-band (flexible) design, while smaller C1 and C2 are used to provide a high
negative resistance in the Ka-band design.
Figure of merits (FOMs) and performance comparison
The most commonly used figure of merit (FOM) for oscillators is defined as [55]:






where fOSC and ∆f are the oscillation frequency and offset frequency in Hz,
L {∆f} is the phase noise in dBc/Hz at ∆f , and Pdiss,core is the power dissipation
of the core in mW. The output power is not included in this FOM. However, in
many practical applications, additional amplification is required for an oscillator
with a low output power in order to properly drive mixers, buffers, and power
amplifiers. Hence, with a low oscillator output power, the design burden is shifted
to the subsequent blocks. Another FOM, which includes the output power, has
been used in some recent publications [37], [38].






where Pdiss,tot is the total power dissipation including the buffer in mW and Pout
is the output power in mW.
The performance of the X-band and Ka-band oscillators is summarized in
Table 2.3 and 2.4, together with the results from other previously published oscil-
lators at X-band and from K-band to Ka-band, respectively, for comparison. As
shown in Table 2.3, the X-band design achieves a very low phase noise of −117.5
dBc/Hz with a relatively high fOSC/fT ratio of 16.6%. As shown in Table 2.4, the
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two Ka-band designs achieve very high fOSC/fT ratios of almost 50%, and also
demonstrate performance comparable to the best previously published oscillators
in a similar frequency range, as reflected in FOM1 and FOM2.
Design flexibility and trade-offs
The parasitic cancellation technique provides designers with more flexibility and
more room for trade-offs among the phase noise, output power, and negative re-
sistance. In the X-band design, an improvement in the phase noise to −117.5
dBc/Hz is traded for a lower output power of −9.3 dBm. This is reflected in a
very good FOM1 of −186.7, but a moderate FOM2 of −177.4 which includes the
output power. In the Ka-band designs, negative resistance is traded for phase
noise performance. The Ka-band design achieves a high output power with the
highest negative resistance of −75 Ω. However, a higher phase noise of −94 dBc/Hz
is obtained. Compared with the Ka-band design, the Ka-band (flexible) design
achieves a low phase noise of −98.5 dBc/Hz with a high output power. However,
a lower negative resistance of −25 Ω is obtained.
Frequency tuning range
The impact of the proposed parasitic cancellation technique on the frequency tun-
ing range is analyzed in Section 2.3.3. In order to assess the frequency tuning
range, the three designs are simulated using the varactor provided in the foundry
library. For each design, the capacitor Cres is replaced by a varactor with the ratio
of Cmax/Cmin = 2 for a tuning voltage from 0 to 2 V. The simulated frequency
tuning curves are shown in Fig. 2.27. The simulated tuning ranges for the X-
band design, Ka-band design, and Ka-band (flexible) design are 7.3%, 10.7%, and
15.9%. The X-band design has a lower tuning range because of the rapid change in
the input reactance with frequency. A larger tuning range can be obtained by in-
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MWCL’03 [56] 0.18-µm CMOS 0.675 7.91 60** 13.2% −8.0 −117 3 24/− −181.2 —
CSICS’06 [38].1 90-nm CMOS N/A 10 150** 6.7% +4.0 −117.5 1.5 36/36 −181.9 −185.9
CSICS’06 [38].2 90-nm CMOS N/A 10 150** 6.7% −2.2 −109.2 1.5 7.5/7.5 −180.4 −178.2
IMS’04 [57].1 0.18-µm CMOS 0.52 10.21 60** 17.0% −9.0 −114.8 1.8 15.7/22.2 −183.0 −172.5
IMS’04 [57].2 0.18-µm CMOS 0.75 10.81 60** 18.0% −8.8 −116.7 1.8 16.1/22.6 −185.3 −175.0
This work: X-band 0.2-µm GaAs pHEMT 0.94 9.95 60 16.6% −9.3 −117.5 3 12/12 −186.7 −177.4
** fT is estimated from other publications
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JSSC’04 [58] 0.25-µm SiGe HBT 0.098 24.9 47 53.0% −37.0 −93.3 1.9 4.5/22 −174.7 −130.8
TMTT’03 [59] 0.15-µm pHEMT 0.5 28.3 110 25.7% +11.8 −102 2.5 80/80 −172.0 −130.8
TMTT’05 [39] 0.12-µm SiGe HBT 0.475 32.8 200 16.4% −12.0 −99 2.4 3.65/− −183.7 —
MWCL’05 [60] 0.25-µm SiGe HBT 0.087* 37.1 47 79.0% −30.0 −81 3 34.5/45 −157.0 −125.9
This work:
Ka-band
0.2-µm GaAs pHEMT 0.71 29.14 60 48.6% +0.2 −94 1.8 15/15 −171.5 −171.7
This work:
Ka-band (flexible)
0.2-µm GaAs pHEMT 0.73 28.33 60 47.2% +0.3 −98.5 1.8 13/13 −176.4 −176.7
* size excluding pads
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Figure 2.27: Simulated oscillation frequency versus tuning voltage for the three
MMIC designs with parasitic cancellation technique.
creasing the values of C1 and C2 as discussed previously. The Ka-band design has
a lower tuning range than the Ka-band (flexible) design, because smaller values of
C1 and C2 are used to provide a high negative resistance, which again makes the
input reactance change faster with frequency. In general, the simulated frequency
tuning range agrees well with the previous analysis.
The tuning range without the parasitic cancellation technique is also simulated.
The tuning range of the X-band design without cancellation is only 3.3% for a
tuning voltage from 0 to 0.8 V, which is smaller than that for the X-band design
with cancellation. For a tuning range beyond 0.8 V, the series resistance of the
varactor becomes higher than the negative resistance, so the oscillation cannot
start. The two Ka-band designs without parasitic cancellation are not able to
start oscillation due to the positive input resistance. The oscillation can only start
with the parasitic cancellation technique.
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2.6 Application to Dual-Band Colpitts VCO Design
2.6.1 Introduction
The demand for new radio transceivers which can support multiple bands and
multiple standards with minimal hardware implementation has increased recently
due to the rapid proliferation of wireless applications. One of the challenges in the
design of multi-band transceiver RF front-ends is the multi-band VCO. Recently,
research has been carried out to design dual-band or multi-band VCOs using differ-
ent methods, including switching of the capacitance or inductance in the LC reso-
nant tank [61], active core switching of multi-port coupled inductors [62], using a
high-order resonator [63], and using a transformer-based dual-mode resonator [64].
In this work, a switched negative resistance shaping technique is proposed to
design a dual-band Colpitts VCO. By making use of the Miller effect, the nega-
tive resistance of the common collector Colpitts oscillator can be shaped with an
additional switchable LC resonator placed between the base and collector of the
bipolar transistor. Due to the shaping, the input resistance is negative in a nar-
row frequency band only, which guarantees oscillation to start at only the selected
resonant mode when a multi-mode resonator is used at the input of the Colpitts
oscillator.
This technique can be considered as an extended application of the parasitic
cancellation technique presented earlier. However, the parasitic cancellation tech-
nique aims to cancel the Miller effect to increase the negative resistance, and is
only applicable for frequencies approaching fT . The switched negative resistance
shaping technique makes use of the Miller effect to shape the negative resistance,































Figure 2.28: Proposed dual-band common collector Colpitts VCO with the switch-
able negative resistance shaping resonator.
2.6.2 Dual-Band Colpitts VCO by Switched Negative Resistance
Shaping
Architecture description
The proposed dual-band common collector Colpitts VCO is shown in Fig. 2.28. A
tunable dual-mode resonator formed by Lr1, Lr2, Cr1, and a tunable capacitor Cr2
are connected at the base of the bipolar transistor Q1. An additional switchable
shaping resonator formed by Lsh, Csh1, and Csh2 with a switch in series is placed
between the base and collector of Q1 in order to shape the negative resistance
of the oscillator. RB and RE are biasing resistors at the base and emitter. The
voltage Vdd is supplied to the collector through a collector inductor Lc. And the
RF output is taken from the collector. The three capacitors Cd in the figure are
decoupling capacitors with negligible reactance.
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Figure 2.29: Simulated input resistance Rin and input reactance Xin with and
without the shaping resonator.
Negative resistance shaping







where Csh = Csh1 when the switch is turned off, and Csh = Csh1 + Csh2 when the
switch is turned on. The shaping resonator behaves inductively for frequencies
lower than fsh and capacitive for frequencies higher than fsh. The reactance Xsh
of the shaping resonator is transformed to the input due to the Miller effect and
affects the input impedance, as analyzed in detail previously. At the resonant
frequency fsh, the reactance Xsh goes to infinity and is therefore not transformed
to the input.
To investigate how the input impedance is affected by the shaping resonator,
consider a design example with an ideal transistor. C1 and C2 are set to 5 pF, and
RE is set to 300 Ω. A collector bias current of 3 mA is used.
Fig. 2.29(a) shows the comparison of the simulated Rin with and without the
shaping resonator. Inductance values of Lsh = 15 nH and Lc = 24 nH are used.
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 Csh=5 pF, Lsh=30 nH
 Csh=10 pF, Lsh=15 nH
 Csh=15 pF, Lsh=10 nH
(b)
Figure 2.30: Simulated input resistance Rin with the shaping resonator: (a) Lsh =
15 nH and Csh = 10 pF for different Lc, (b) Lc = 24 nH for different combination
of Csh and Lsh with the same fsh.
Without the shaping resonator, Rin is always negative and the negative resistance
decreases as the frequency increases. With the shaping resonator in place, Rin
appears negative only in a narrow frequency band due to the Miller effect. The
frequency is determined by the resonant frequency of the shaping resonator fsh.
The behavior of the negative resistance due to the shaping resonator gaurantees
oscillation to start at only the selected resonant mode when a multi-mode resonator
is used at the input of the Colpitts oscillator. Fig. 2.29(b) shows the input reactance
Xin. The input reactance is always capacitive without the shaping resonator. With
the shaping resonator, Xin is capacitive around fsh = 580 MHz and 410 MHz for
Csh = 5 pF and 10 pF respectively. Furthermore, it is observed that the slope is
steeper compared to the case without the shaping resonator.
Fig. 2.30(a) shows the relationship between the negative resistance and the
frequency for different values of Lc. It is observed that the negative resistance
is not too sensitive to Lc. The same holds for the input reactance. Fig. 2.30(b)
shows the relationship between the input resistance and the frequency for different
combinations of Lsh and Csh. Three different combinations of Lsh and Csh are used
for the same resonant frequency fsh of the shaping resonator. It is noted that with
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a larger Csh and a smaller Lsh, the frequency bandwidth where the input resistance
is negative is smaller.
Tunable dual-mode resonator
The tunable dual-mode resonator shown in Fig. 2.28 has two parallel resonances







For frequencies lower than frs, this series branch of Lr1 and Cr1 is capacitive, which





Lr2 (Cr2 + Ceff)
(2.27)





For frequencies higher than frs, the series branch is inductive, which is in parallel







where Leff is given by:
Leff =
(2πfrp,high)




Thus the values of Lr1, Lr2, Cr1, and Cr2 can be selected to provide the required
frp,low and frp,high using Eq. (2.27)−(2.30).
72
Table 2.5: Component Values of the Dual-Band Colpitts VCO
Csh1 (pF) 3.9 Vdd (V) 3
Csh2 (pF) 4.3 Vbase (V) 2.2
Cr1 (pF) 1.5 RB (kΩ) 8.2
Cd (pF) 180 RE (Ω) 300
Lc (nH) 24 RL (Ω) 50
Lsh (nH) 15 C1 SMV1234-079
Lr1 (nH) 51 C2 SMV1234-079
Lr2 (nH) 11 Cr2 SMV1233-079





















Figure 2.31: Simulated reactance Xr of the dual-mode input resonator for Vtune
from 0 V to 3 V with steps of 0.5 V.
Both frp,low and frp,high can be varied with the varactor Cr2. However, with the
shaping resonator, the slope of Xin around fsh becomes steeper as discussed earlier.
The steeper slope of Xin leads to a smaller frequency tuning range when the fre-
quency is tuned only with Cr2. In order to achieve a wider frequency tuning range,
varactors are used for C1 and C2. All three varactors are tuned simultaneuously
with the same tuning voltage from 0 V to 3 V.
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VCO design
In order to verify the proposed technique, a dual-band VCO is designed with center
frequencies of 440 MHz and 640 MHz. Infineon’s transistor BFP520 is DC biased
with Vdd = 3 V and Vbase = 2.2 V, and a collector current of 3.8 mA. Skyworks’
varactor SMV1234-079 is used for C1 and C2, and SMV1233-079 is used for Cr2.
The Cmax/Cmin ratios of the varactors are 2.7 and 2.8 for a tuning voltage from
0 V to 3 V. Hittite’s switch HMC545E is used to switch the shaping resonator.
Murata’s chip inductors (LQW15A series), capacitors (GJM15 and GRM15 series),
and Rohm’s 0402 resistors with a tolerance of ±5% are used in the design. Rogers
high-frequency laminate with ǫr = 2.2 and thickness of 31 mils is used as the
substrate. All component values are provided in Table 2.5.
Fig. 2.31 shows the reactance Xr of the input resonator as a function of fre-
quency for the tuning voltage from 0 V to 3 V. Xr has one series resonance at
frs and two parallel resonances at frp,low and frp,high. When the tuning voltage
increases, the two parallel resonant frequencies increase. Only the inductive re-
gions of the input resonator (i.e., Xr > 0) around 440 MHz and 640 MHz are
utilized for the lower and upper bands design. Fig. 2.32 shows the simulated input
impedance of the dual-band Colpitts VCO for the lower band and the upper band
when the switch is turned on and off respectively. As shown, Rin appears negative
for either the lower band or the upper band with the proposed switchable shaping
resonator, which guarantees that oscillation starts at the desired band only. Both
Rin and Xin shift towards higher frequencies as the tuning voltage increases. Only
the capacitive regions of Xin (i.e., Xin < 0) around 440 MHz and 640 MHz are
utilized for the lower and upper bands design, such that Xr +Xin = 0.
74



















 Vtune=0 V  Vtune=0 V
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Upper Band
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 Vtune=0 V  Vtune=0 V
 Vtune=3 V  Vtune=3 V
(b)
Figure 2.32: Simulated input impedance of the dual-band Colpitts VCO: (a) Rin
versus frequency, (b) Xin versus frequency.





















Figure 2.33: Measured and simulated frequency tuning characteristics.
2.6.3 Experimental Results
The performance of the VCO is measured with Agilent’s 8565EC spectrum ana-
lyzer. Fig. 2.33 shows the measured and simulated frequency tuning characteristics.
It is observed that the measured and simulated oscillation frequencies agree well.
The frequency increases when the tuning voltage is increased from 0 V to 3 V. A
measured continuous tuning range of 15.8% from 408 MHz to 478 MHz and 16.3%
from 592 MHz to 697 MHz is achieved for the lower band and the upper band
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Figure 2.35: Measured oscillation harmonic levels.
respectively. As shown in Fig. 2.34, the measured phase noise is −122 dBc/Hz and
−120 dBc/Hz at 100 kHz offset from a 454 MHz and a 649 MHz carrier frequency
respectively. The measured output power varies between −3.5 dBm and −1.3 dBm
for the lower band, and between −3.7 dBm and −2.5 dBm for the upper band.
Fig. 2.35 shows the measured output frequency spectrum. The harmonic levels are
below −15 dBc and −30 dBc for the lower band and the upper band respectively.
The measured performance of the dual-band VCO is summarized in Table 2.6.
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Table 2.6: Performance Summary of the Dual-Band Colpitts VCO
Supply voltage (V) 3.0
Power consumption (mW) 11.4
Tuning voltage (V) 0∼3.0
Lower band Upper band
Frequency tuning range (MHz) 408∼478 (15.8%) 592∼697 (16.3%)
Phase noise @ 100 kHz (dBc/Hz) −122 −120
Output power (dBm) −3.5∼−1.3 −3.7∼−2.5
Harmonic level (dBc) < −15 < −30
2.6.4 Discussions
The proposed negative resistance shaping technique has broad applications when a
multi-mode resonator is used at the input of the Colpitts oscillator. One example is
to use discrete inductors and capacitors for the multi-mode resonator as discussed
in this work. Or high-Q resonators can be used, such as the planar resonator
using microstrip open stubs [65] or shorted CPW transmission line [66], crystal
resonator [53], and surface acoustic wave (SAW) resonator [67]. The high Q-factor
characteristics of these resonators are required to achieve a very low oscillator
phase noise. However, they exhibit multiple resonances at the harmonics of the
fundamental resonant frequency, which can cause the oscillation to start at an
undesired frequency. Using the proposed technique, the oscillation is guaranteed
to start at only the selected frequency. Furthermore, with the switching function
implemented in the shaping resonator, a multi-band Colpitts VCO with very low
phase noise can be realized.
2.7 Conclusions
A parasitic cancellation technique has been presented to increase the negative re-
sistance and hence the maximum operating frequency of microwave and millimeter-
wave Colpitts oscillators.
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The feasibility of the technique is first demonstrated in a discrete design as a
proof of concept. It is shown that with the proposed technique, Colpitts oscillators
can be designed with higher negative resistance, higher RF output power, or lower
power consumption without trade-offs in the phase noise performance. Next, the
MMIC proof of concept is shown using three Colpitts oscillator designs, one at
X-band and two at Ka-band, in a 0.2-µm GaAs pHEMT technology with a fT
of 60 GHz. The X-band design achieves a very low phase noise with a relatively
high fOSC/fT ratio. The two Ka-band designs achieve very high fOSC/fT ratios,
and also demonstrate performance comparable to the best previously published
oscillators in a similar frequency range. An extended application of the parasitic
cancellation technique is introduced, which allows dual-band Colpitts VCO design
by switched negative resistance shaping.
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CHAPTER 3
Varactorless Frequency-Tuning Technique for
Wideband LC VCOs
3.1 Introduction
With the growth in broadband wireless communication systems, wideband VCOs
with a FTR larger than 10% are crucial to cover the required frequency bands.
The wide tuning range is also required to compensate for process and temperature
variations. The frequency tuning of conventional varactor-based LC VCOs is usu-
ally achieved by adjusting the DC voltage of a varactor to vary the capacitance in
an LC tank. However, the tuning range is usually limited due to the large LC tank
parasitic capacitance and the capacitance ratio Cmax/Cmin of the varactor within a
limited range of tuning voltage [14]. Furthermore, the Q-factor of the varactor de-
grades as the operating frequency increases, leading to a higher phase noise of the
VCO. At microwave and millimeter-wave frequencies, a varactor has a much lower
Q-factor than an inductor, which becomes a limiting factor for VCO designs [3],
[14], [68]. Varactor tuning combined with a binary switched capacitor array has
been widely used to improve the tuning range at lower frequencies. However, due
to the additional parasitic capacitance of the switches, a large number of binary
bits lead to a lower oscillation frequency, which makes it a less effective solution
at higher frequencies. In addition, a large number of binary bits can cause large
variations in the tuning sensitivities [69]. Furthermore, good designs of switches
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at higher frequencies are extremely difficult due to the trade-offs between inser-
tion loss and isolation, particularly on lossy silicon substrates [3], [70]–[72]. The
severity of these problems increases further at millimeter-wave frequencies such as
60 GHz, 77 GHz, and above.
In order to achieve the wideband tuning range, other techniques, such as operat-
ing in dual-mode and multi-mode based on transformers or coupled inductors [62],
[64], [72]–[74], using a differential tunable active inductor [75], switching the active
core [76], and using magnetic tuning [12], [77] have been developed in conjunction
with varactor tuning.
Recently, research has been carried out to tune the frequency of LC VCOs
completely without varactors to achieve a wide tuning range. Techniques employed
in these varactorless VCOs include using a transconductance-tuned resonant tank
[14], coupling factor adjustment [15], using voltage-controlled inductors [16], and
using a transformer-based technique [17].
In this work, a new varactorless tuning technique is proposed using tunable
negative-inductance (NI) and tunable negative-capacitance (NC) cells. The os-
cillation frequency is tuned by varying the equivalent negative inductance and
negative capacitance of the cells. Two wideband varactorless VCOs implemented
in the Austriamicrosystems’ 0.35-µm SiGe BiCMOS process are presented. The
first VCO achieves a wide FTR with a tunable NI cell. In the second VCO, both
a tunable NI cell and a tunable NC cell are used in order to achieve a constant
output power over the tuning range.
3.2 Wideband Varactorless VCO Using a Tunable NI Cell
3.2.1 Principle of Tunable NI Cell
Fig. 3.1 shows the principle of an NI cell. Bipolar transistors Q1 and Q2 form a










Figure 3.1: Principle of the tunable NI cell.
coupled transistor pair performs the negative-impedance transformations [58], [78].
Assuming ideal transistors for Q1 and Q2, the input impedance of the cell is:
Zin,NI = − 2
gm
− jωLdeg (3.1)
where gm is the transconductance of the transistor. Thus, the input impedance
of the negative-impedance cell is equivalent to a negative resistance of −2/gm in
series with a negative inductance of −Ldeg. The series combination of −2/gm and
−Ldeg can also be transformed into a parallel equivalent combination of a negative
resistance Rp,NI in parallel with a negative inductance Lp,NI , which are given by:










The transconductance gm of the transistor is controlled by its bias current Itune.
For bipolar transistors gm = Itune/Vt, where Vt is the thermal voltage. Thus,
the change in the bias current leads to a linear change in gm, which translates
into a change in the negative inductance Lp,NI . Note that Lp,NI is also frequency
dependent. Fig. 3.2 shows Lp,NI and Rp,NI versus the transconductance gm at 5
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Figure 3.2: Lp,NI and Rp,NI versus the transconductance gm of the tunable NI cell
for different Ldeg.
GHz. Lp,NI approaches −∞ when gm approaches zero and becomes −Ldeg when
gm approaches +∞, as shown in Fig. 3.2(a). It is noted from Fig. 3.2(b) that Rp,NI
is also a function of gm. As gm increases from zero to infinity, Rp,NI first increases
and then decreases. The maximum value for Rp,NI is:
max {Rp,NI} = −2ωLdeg if gm = 2
ωLdeg
(3.4)
It is noted that a larger Ldeg leads to a lower maximum of Rp,NI and that gm is
smaller for a larger Ldeg, when Rp,NI is maximum.
3.2.2 Start-Up Condition and Frequency-Tuning Analysis
An oscillator circuit can be realized by connecting the NI cell parallel to an LC
resonator. Fig. 3.3 shows the simplified equivalent circuit of the oscillator’s parallel
resonant tank with the NI cell, where Lr and Cr are the inductor and capacitor of
the LC resonator. RLrp is the parallel transformed loss resistance of the series loss
resistance of Lr.







Figure 3.3: Simplified equivalent circuit for the analysis of the oscillator’s start-up
condition and frequency tuning.
oscillator to start-up can be expressed as:
R−1p,NI +R
−1
Lrp < 0 (3.5)
Thus, oscillation start-up is more difficult when gm ≪ 2/ (ωLdeg) or gm ≫ 2/ (ωLdeg)
due to the lower Rp,NI , as shown in Fig. 3.2(b). A design solution to relax the
start-up condition is presented in Section 3.2.6, where the VCO design with the
tunable NI cell is discussed.





Because Cr has a negative reactance, Lr ‖ Lp,NI has to provide a positive reactance.
Note that Lp,NI is the negative inductance. Therefore, the condition of Lr+Lp,NI <
0, i.e., |Lp,NI | > Lr must be satisfied in the oscillator design.
From Eq. (3.3), Lp,NI is a function of frequency. Therefore, the oscillation
frequency ω can be found by solving Eq. (3.3) and (3.6):
ω =
√
A− B · g−2m +
√
B2 · g−4m + C · g−2m +D (3.7)
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r − L−1r C−1r
)2
(3.11)
First of all, it is important to investigate whether the oscillation frequency varies
monotonically with gm because the design of the tunable NI cell is much easier
without satisfying additional conditions for monotonic tuning if the oscillation fre-
quency should be monotonically tuned. Based on Eq. (3.7), we take the derivative




B · g−3m −
2B2 · g−5m + C · g−3m
2
√
B2 · g−4m + C · g−2m +D√
A−B · g−2m +
√
B2 · g−4m + C · g−2m +D
(3.12)
In addition, since gm, C, and D are all positive
√
B2 · g−4m + C · g−2m +D >
√
B2 · g−4m (3.13)








· g−1m < 0 (3.14)
This shows that the slope of change in the oscillation frequency with respect to gm
is always negative. Therefore, the oscillation frequency decreases monotonically
with increasing gm or increasing bias current through the NI cell. Furthermore,
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 Ldeg=1 nH   
 Ldeg=1.5 nH 
 Ldeg=2 nH
 Ldeg=2.5 nH 
 Ldeg=3 nH
Figure 3.4: Simulated frequency-tuning characteristics for various Ldeg.
the slope is smaller for larger values of gm.
The frequency-tuning characteristics for various values of the degeneration in-
ductor are simulated using Lr = 1.5 nH and Cr = 0.5 pF. As shown in Fig. 3.4,
the oscillation frequency decreases monotonically when gm increases. It is noted
that the FTR increases when Ldeg is smaller. However, as discussed previously,
|Lp,NI | > Lr must be satisfied for the oscillator design. Moreover, as shown in
Fig. 3.2(a), a smaller Ldeg leads to a smaller |Lp,NI |. Thus, using a too small
Ldeg would cause the oscillation to stop at a certain point when gm is increased.
In addition, note that there is a trade-off between the tuning range and phase
noise. Therefore, the value of Ldeg should be chosen properly to meet the VCO
performance requirements.
3.2.3 Effect of Transistor Parasitics and Output Capacitance of Cur-
rent Sources
For integrated circuit design, the effects of the transistor’s parasitic junction ca-














Figure 3.5: Negative-impedance cell with non-ideal transistors.
formation with non-ideal transistors [78]. Cµ and Cpi are the base-collector and
base-emitter junction capacitances of the transistor. Because Cµ is connected
across the resonant tank, the total tank capacitance increases, which leads to a
decrease in the resonant frequency. The FTR would also decrease due to the larger
fixed capacitance of the resonant tank. The transformed negative inductance −Lpi




where rb is the base resistance of the bipolar transistor. For the tunable NI cell,
−Lpi is in series with −Ldeg, increasing the overall negative inductance. Hence, a
smaller value of Ldeg has to be used to compensate for the effect of Lpi.
In case of non-ideal current sources, the output capacitances of these current
sources are in parallel with Ldeg and Cdeg. Thus, the size of the current-source
transistor should be chosen smaller to reduce this effect of the output capacitance.
However, the trade-off is a smaller voltage headroom. The effect of the output
capacitance becomes larger at higher frequencies. A solution for the tunable NI
cell design is to use a single current source connected at the center of Ldeg, in
which case, the output capacitance would not affect the performance due to the
differential mode of operation.
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Figure 3.6: Rp,NI and Lp,NI versus the transconductance gm of the tunable NI cell
with Ldeg = 2 nH for different Q-factors of Ldeg.
3.2.4 Effect of Degeneration Inductor’s Q-factor
Through the negative-impedance transformation, the series loss resistance of the
degeneration inductor Ldeg is transformed into a negative resistance, which affects
the input impedance of the tunable NI cell. Fig. 3.6 shows the simulated effect
of the degeneration inductor’s Q-factor on Rp,NI and Lp,NI with Ldeg = 2 nH. As
shown in Fig. 3.6(a), for gm > 2/ (ωLdeg), the slope of Rp,NI is smaller with a
lower QLdeg, showing a smaller variation in the negative resistance. In addition,
for gm < 2/ (ωLdeg), the slope of Rp,NI is almost the same. As shown in Fig. 3.6(b),
Lp,NI becomes more negative for a lower QLdeg.
3.2.5 Large-Signal Behavior
In order to assess the large-signal behavior of the proposed tunable NI cell shown
in Fig. 3.1, large-signal S-parameter simulations are carried out using the Austri-
amicrosystems’ S35D4M5 0.35-µm SiGe BiCMOS process. Heterojunction bipolar
transistors (HBTs) provided in the design kit are used forQ1 andQ2. A large signal
reference port is placed at the input of the tunable NI cell. Then, S-parameters are
simulated at 5 GHz by sweeping the peak-to-peak voltage VP−P across the input
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Figure 3.7: Simulated large-signal behavior for Lp,NI of the tunable NI cell with
(a) emitter area = 4 µm2 and Ldeg = 1 nH, (b) emitter area = 4 µm
2 and Ldeg = 2
nH, (c) emitter area = 8 µm2 and Ldeg = 1 nH.
of the cell from 10 to 600 mV.
Fig. 3.7 shows the simulated large-signal behavior for Lp,NI with three combi-
nations of the transistor’s emitter area and the degeneration inductor Ldeg. When
VP−P increases, it is observed that |Lp,NI | increases first at lower VP−P levels, then
becomes relatively constant with a flatter curve at higher VP−P levels. When the
tuning current Itune is increased, the Lp,NI curve shifts up, and |Lp,NI | is reduced at
any fixed VP−P level. Therefore, when the tunable NI cell is used in a VCO design,
the frequency-tuning mechanism is effective at any constant oscillation amplitude.
However, if the oscillation amplitude varies with the frequency tuning, the VCO
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Figure 3.8: Simulated large-signal behavior for Rp,NI of the tunable NI cell with
emitter area = 4 µm2 and Ldeg = 1 nH.
must be designed to have a larger oscillation amplitude in order for the tuning
mechanism to be effective. In addition, a flatter Lp,NI curve can tolerate larger
oscillation-amplitude variations. Note that a larger oscillation amplitude is also
desirable to reduce the VCO phase noise.
A design trade-off is observed between the flatness of the Lp,NI curve and the
tuning range. By comparing Fig. 3.7(a) and 3.7(b), a larger value of Ldeg leads to a
flatter Lp,NI curve at higher VP−P levels but a slightly smaller negative inductance
tuning range. As shown in Fig. 3.7(c), by increasing the transistor size, the flatness
of the Lp,NI curve at higher VP−P levels is much improved but again with a smaller
tuning range.
Fig. 3.8 shows the simulated large-signal behavior of Rp,NI with a transistor’s
emitter area of 4 µm2 and Ldeg of 1 nH. Other combinations of emitter area and
Ldeg behave very similarly. When VP−P increases, the magnitude of the negative re-
sistance Rp,NI becomes larger. Based on this simulation, the oscillation-amplitude
variation during frequency tuning can be predicted. For example, if the parallel




























Figure 3.9: Circuit diagram of the varactorless VCO with the tunable NI cell.
simulated Rp,NI curves, VP−P is found to be approximately 450, 530, and 450 mV
for tuning currents of 1.25, 2.5, and 3.75 mA, respectively. During the frequency
tuning, the oscillation amplitude increases first and then reduces.
3.2.6 VCO Design
The varactorless VCO using the tunable NI cell is designed in the Austriamicrosys-
tems’ S35D4M5 0.35-µm SiGe BiCMOS process. To demonstrate compatibility of
the technique with the conventional switched capacitor array, a 2-bit switched
capacitor array is added to the tunable NI cell.
Fig. 3.9 shows the circuit diagram of the varactorless VCO with the tunable
NI cell. The center frequency is 4.5 GHz. The tunable NI cell is connected in
parallel with the resonant tank at the V +out and V
−
out nodes. A DC supply voltage
of Vdd = 2 V is used for the VCO. HBTs are used for Q1 − Q6, and N-type
MOSFET transistors are used for M1 −M5. For the tunable NI cell, Q1 and Q2
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form the cross-coupled transistor pair. The emitters of Q1 and Q2 are degenerated
by the inductor Ldeg. A single current source using transistor M1 is connected at
the center of Ldeg to eliminate the effect of the output capacitance of the current
source, as discussed in Section 3.2.3. A 2.5-nH center-tapped differential inductor
is selected for the degeneration inductor Ldeg. The current through the cell can
be tuned by varying the voltage Vtune at the gate of the transistor M1. The
source terminal of M1 is also degenerated with a resistor Rdeg, which not only
linearizes the voltage-to-current transfer function but also increases the output
resistance of the current source M1 and helps reduce the noise contributed by
the current source [14], [79], [80]. The cross-coupled negative transconductance
cell formed by transistors Q3 and Q4 generates sufficient negative conductance
to ensure oscillation start-up. However, in order to optimize the phase noise,
the bias current of the cross-coupled negative transconductance cell is carefully
selected through steady-state simulations of the oscillator to avoid the HBTs to
enter the saturation region. Therefore, the bias current should not be too large.
A bias current of 3.2 mA is used for the cross-coupled negative transconductance
cell. Transistors Q5 and Q6 form a current mirror with emitters degenerated by
resistors Rdeg. A 1.5-nH center-tapped differential inductor is used for the resonant
inductor Lr. The 2-bit capacitor array is formed by switching transistors M2, M3
and M4, M5 in series with C = 127 fF and 2C, respectively. The ON/OFF state
of the switches is controlled by the gate voltages Vs1 and Vs2.
A simplified equivalent circuit for the parallel resonant tank of the VCO is





including the parasitic capacitance. Rneg is the negative resistance generated by
the Q3 and Q4 cross-coupled negative transconductance cell.











Figure 3.10: Simplified equivalent circuit for the parallel resonant tank of the
varactorless VCO design with the tunable NI cell.




























 4 GHz   4.5 GHz   5 GHz
 4 GHz   4.5 GHz   5 GHz
R-1p,NI
Figure 3.11: Simulated R−1p,NI and (Rneg ‖ Rp,NI)−1 versus tuning voltage of the
varactorless VCO design with the tunable NI cell.
sary condition for oscillation start-up can be expressed as:
(Rneg ‖ Rp,NI)−1 +R−1Lrp ≤ 0 (3.16)
where (Rneg ‖ Rp,NI)−1 is the overall negative conductance. The larger the value
of (Rneg ‖ Rp,NI)−1, the easier the oscillation starts. As shown in Fig. 3.11, the
simulated (Rneg ‖ Rp,NI)−1 is much larger than R−1p,NI when the tuning voltage
Vtune varies from 0 to 2 V. Therefore, with the additional cross-coupled negative











Figure 3.12: Micrograph of the fabricated varactorless VCO with the tunable NI
cell.
Figure 3.13: Photograph of the test board of varactorless VCO with the tunable
NI cell.
is noted that R−1p,NI becomes greater than zero when the tuning voltage approaches
zero. This is due to the parasitic base resistance of the bipolar transistors.
3.2.7 Experimental Results
The micrograph of the fabricated varactorless VCO using the tunable NI cell is
shown in Fig. 3.12. The chip size inclusive of the electrostatic discharge protection
circuitry and pads is 0.7 × 1.73 mm2. The VCO chip is packaged in a quad
flat non-lead package and mounted on a test board for measurement as shown in
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Figure 3.14: Measured and simulated frequency-tuning characteristics for the var-
actorless VCO with the tunable NI cell.





























Figure 3.15: Measured phase noise at 1 MHz offset versus tuning voltage for the
varactorless VCO with the tunable NI cell.
Fig. 3.13. The output of the VCO is buffered on chip in order to drive the 50-Ω
load in the measurements and to reduce the influence of the bonding wires of the
chip package on the performance. The performance of the VCO is measured with
Agilent’s 8565E spectrum analyzer.
Fig. 3.14 shows the measured and simulated frequency-tuning characteristics.
























Figure 3.16: Measured phase noise at 5.2 GHz for the varactorless VCO with the
tunable NI cell.

























Figure 3.17: Measured output power versus tuning voltage for the varactorless
VCO with the tunable NI cell.
due to an under-estimation of the parasitics of the signal lines and electromagnetic
couplings of the inductors. The oscillation frequency of the VCO reduces as the
tuning voltage increases from 0 to 2 V. A measured continuous tuning range of
24.5% from 4.06 to 5.2 GHz is achieved with the tunable NI cell. By combining
the continuous tuning with the 2-bit switched capacitor array, the measured tuning
range increases to 31%, covering the frequency range from 3.8 to 5.2 GHz. The
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VCO core current consumption varies from 3.2 to 10.1 mA when the tuning voltage
changes from 0 to 2 V. It is noted that the frequency and current consumption
remain the same for a tuning voltage of less than 0.5 V, which is due to transistor
M1 not being turned on for a tuning voltage that is less than the transistor’s
threshold voltage. Fig. 3.15 shows the measured phase noise at 1 MHz offset versus
tuning voltage. The measured phase noise varies between −106.7 and −110.3
dBc/Hz across the whole tuning range. Fig. 3.16 shows the measured phase-noise
characteristics for an offset frequency from 100 kHz to 10 MHz at the carrier
frequency of 5.2 GHz. The measured VCO output power varies by 5.2 dB between
−11.3 and −16.5 dBm, as shown in Fig. 3.17. It is noted that the output power is
higher around a tuning voltage of 1 V.
3.2.8 Discussions
Performance Comparison
Table 3.1 compares the performance of the proposed VCO with other wideband
varactorless LC VCOs and also with recent conventional varactor-based wideband
VCOs in the literature with an FTR larger than 10%. To compare the phase noise
of VCOs at different frequencies, the commonly used figure of merit for phase noise
(FOMPN) is defined as
FOMPN = −L {∆f}+ 20 log fOSC
∆f
− 10 log PDC,core
1 mW
(3.17)
where fOSC and ∆f are the oscillation frequency and offset frequency in Hertz,
L {∆f} is the phase noise in dBc/Hz at ∆f , and PDC,core is the DC power con-
sumption of the VCO core in milliWatt. The FTR is not included in this FOM.
However, for the same power consumption, there is a trade-off between the FTR
and phase noise. Thus the FOMPN+FTR is used to account for the FTR (in per-
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cent) [84]:






To make a fair comparison, the performance at the lowest, middle, and highest
VCO frequencies is summarized. As shown in Table 3.1, among wideband varac-
torless VCOs, the proposed VCO achieves the highest FTR of 31% with the best
FOMPN+FTR for all lowest, middle, and highest frequencies. FOMPN is also the
best except for the lowest frequency from [14]. The FOMPN+FTR of the proposed
varactorless VCO is comparable with the wideband varactor-based VCOs in [81]–
[83]. In addition, for [76], the large FTR relies on a switching varactor array with a
large number of bits together with the varactor tuning, which is much less effective
at high frequencies. In general, both the varactor tuning and the switching array
with a large number of binary bit used in conventional varactor-based VCOs limit
the use of the topology for high-frequency applications, as explained in Section
3.1.
The drawback of the proposed varactorless tuning technique is the larger area
due to the additional degeneration inductor in the NI cell. One possible solution to
reduce the area is to couple the resonant inductor and the degeneration inductor
to form a transformer. A higher Q-factor can also be achieved by coupling the
inductors to improve the phase noise [13]. However, a thorough study should be
carried out, which is beyond the scope of this work.
Phase-Noise Contributors
In order to investigate the effect of the additional noise introduced by the NI cell in
the VCO, the respective phase noise contributors are analyzed through simulation.
Fig. 3.18 shows the simulated relative phase noise contributions at 1-MHz fre-
quency offset as a function of the tuning range for the VCO design with Vs1 =
Vs2 = 0 V. When the tuning voltage is small, the negative transconductance cell
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Figure 3.18: Simulated phase noise contribution for the varactorless VCO with the
tunable NI cell.
is the major contributor to the phase noise. When the tuning voltage is increased,
the relative contribution from the negative transconductance cell reduces, and
the contribution from the NI cell increases. The contributions from the negative
transconductance cell transistors and the NI cell transistors are due to the shot
noise and the bias-current-dependent thermal noise [55]. One way of reducing their
contributions is to reduce the current through the cells. However, too small cur-
rents result in a lower oscillation amplitude. Because a lower oscillation amplitude
leads to a higher phase noise according to Leeson’s model [27], too small currents
should be avoided. It is noted that the contributions from the current sources are
small, and the contribution from the resonant inductor Lr remains at around 15%.
To reduce the phase noise due to Lr, the Q-factor of Lr should be maximized.
Combining with Varactor Tuning
The proposed tunable NI cell can be combined with the conventional varactor
tuning to extend the tuning range further. In order to assess the FTR combining





Figure 3.19: Capacitive loading for the conventional varactor tuning together with
a binary switched capacitor array.
with Cmax/Cmin = 3.68 provided in the design kit library are added to the VCO
design for simulations. The simulated continuous FTR with Vs1 = Vs2 = 0 V is
extended to 40%, while the tuning range with the varactor tuning alone is 22%.
This extended FTR is due to the small capacitive loading of the cells when the
voltage is zero, as discussed next.
Capacitive-Loading Comparison
The capacitive loading affects both the highest achievable oscillation frequency and
the FTR. To assess the capacitive loading, the total minimum fixed capacitance
of the proposed tunable NI cell and conventional varactor tuning together with a
binary switched capacitor array are compared. The tunable NI cell is considered
first. When the tuning voltage of the cell is zero, only a small parasitic capaci-
tance of 2Cµ is seen into the cell, as analyzed in Section 3.2.3. As the technology
scales down towards deep submicrometer, the value of Cµ reduces significantly. For
the conventional topology with varactor tuning and a switched capacitor array as
shown in Fig. 3.19, Cvar,min is the minimum capacitance of the varactor, Cs is the
equivalent capacitance of the switch when it is switched off, and C1 − Cn are the
capacitances of the capacitor array. Assuming Cs ≪ Cn, the total capacitance Ctot
can be found as:
Ctot ≈ Cvar,min + n× Cs (3.19)
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As an example, the capacitance of the switches in the capacitor array discussed
previously in the VCO design is Cs = 0.095 pF when switched off. The minimum
varactor capacitance considered earlier in Section 3.2.8 is Cvar,min = 0.284 pF.
Thus, the total loading capacitance is 0.474, 0.569, and 0.664 pF for a 2-, 3-, and
4-bit capacitor array, respectively. In comparison, the loading capacitance is only
2Cµ = 0.06 pF for the NI cell. The much smaller capacitive loading makes the
proposed varactorless VCO a promising candidate to achieve wideband tuning and
high performance at high frequencies.
3.3 Wideband Varactorless VCO with Constant Output Power Using
Tunable NI and NC Cells
3.3.1 Introduction
Besides achieving a low phase noise, it is also important for wideband VCOs to
maintain a constant output power, which has not often been emphasized. The VCO
output drives the following mixer stage, and a large variation of output power can
lead to severe variations in the conversion gain of the mixer. And the linearity
of the mixer may also be affected. Therefore, a constant VCO output power is
desirable especially for wideband designs. Additional automatic amplitude control
loops can be used to reduce the output power variations by sensing the output
amplitude and feeding back to control the bias current of the VCO core or the
output buffer [85]. However, the circuit complexity and the power consumption
increase.
As presented in Section 3.2, the output power of the wideband varactorless
VCO with the tunable NI cell varies during the frequency tuning. In this work,
it will be shown that a constant output power can be achieved using the tunable
NC cell and the tunable NI cell. The bias currents through the NI and NC cells











Figure 3.20: Principle of the tunable NC cell.










































Figure 3.21: Cp,NC and Rp,NC versus the transconductance gm of the tunable NC
cell for different Cdeg.
reduces the variation in the VCO output power.
3.3.2 Principle of a tunable NC cell
Fig. 3.20 shows the principle of an NC cell. Compared to the NI cell, the emitters of
the cross-coupled pair are degenerated by a capacitor Cdeg instead of an inductor.
After the negative-impedance transformations [58], [78], the input impedance of
the NC cell is:














Figure 3.22: Combining the tunable NI and NC cells.
The input impedance is equivalent to a negative resistance of −2/gm in series with
a negative capacitance of −Cdeg. The series combination of −2/gm and −Cdeg can
also be transformed into a parallel equivalent combination of a negative resistance
Rp,NC in parallel with a negative capacitance Cp,NC , which are given by:











Fig. 3.21 shows Cp,NC and Rp,NC versus the transconductance gm at 5 GHz. Cp,NC
approaches zero when gm approaches zero and becomes −Cdeg when gm approaches
+∞, as shown in Fig. 3.21(a). It is noted from Fig. 3.21(b) that Rp,NC is also a
function of gm. As gm increases from zero to infinity, Rp,NC first increases and then
decreases. The maximum value for Rp,NC is:
max {Rp,NC} = − 2
ωCdeg
if gm = 2ωCdeg (3.23)
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Figure 3.23: Large-signal simulations for different tuning currents: (a) Rp,NI for
the NI cell, (b) Rp,NC for the NC cell, (c) Lp,NI for the NI cell, (d) Cp,NC for the
NC cell.
3.3.3 Combining Tunable NI and NC Cells to Achieve Constant Out-
put Power
In order to achieve a constant output power, the tunable NI cell is connected in
parallel with the tunable NC cell as shown in Fig. 3.22. Fig. 3.23(a) and Fig. 3.23(b)
show the large-signal simulations at 5 GHz for both Rp,NI and Rp,NC using a 0.35-
µm SiGe BiCMOS process. It is observed that Rp,NI and Rp,NC have similar
large-signal behaviors. By viewing the simulated Rp,NI and Rp,NC curves, the
oscillation amplitude variation as a function of frequency tuning can be predicted.
For example, with a 1 kΩ parallel transformed loss resistance in the resonant tank,
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VP−P of the NI cell is found to be approximately 450, 530, and 450 mV for INI of
1.25, 2.5, and 3.75 mA. Similarly, for the NC cell VP−P is found to be 440, 570, and
530 mV for INC of 1.25, 2.5, and 3.75 mA. So, when the tuning current increases,
the oscillation amplitude for both cells increases first, and then decreases. Let
Ipk,NI and Ipk,NC be the bias current where the peak oscillation amplitude occurs
for the NI cell and NC cell respectively. In order to maintain a constant oscillation
amplitude when combining the tunable NI and NC cells together, the VCO is
designed with Ipk,NI = Ipk,NC = Ipk. Then INC is tuned from near zero to Ipk while
INI is tuned from Ipk to near zero, so that the total current remains constant.
The simulated large-signal Lp,NI and Cp,NC are shown in Fig. 3.23(c) and
Fig. 3.23(d). As INI increases for the NI cell, the change of Lp,NI with respect
to VP−P is always monotonic. For the NC cell, it is observed that Cp,NC decreases
at lower VP−P , while Cp,NC increases at higher VP−P . This is because of the pres-
ence of the transformed negative inductance −Lpi due to the parasitic capacitance
Cpi, as discussed in Section 3.2.3. Since −Lpi = −Cpirb/gm and the transistor’s gm
reduces as VP−P increases, Lpi is larger at large VP−P . For the NC cell, −Lpi is in
series with −Cdeg. Thus, the effect of −Lpi is higher at large VP−P , which results
in an effective negative inductance instead of a desired negative capacitance. How-
ever, this does not affect the monotonic tuning in the large signal regime for the
NI cell. Therefore, when using the NI and NC cells together, the tuning is lim-
ited by the large oscillation amplitude. This problem can be mitigated in a deep
submicrometer technology with a small degeneration capacitor, a small output
capacitance of the current source, and devices having small Cpi.
3.3.4 VCO Design
Fig. 3.24(a) shows the circuit diagram of the varactorless VCO with the tunable








































Figure 3.24: (a) Circuit diagram of the varactorless VCO with the tunable NI and
NC cells. (b) Linearized voltage-to-current converter for the tuning of INI and
INC .
center frequency of 1.7 GHz. The tunable NI cell and NC cell are connected to the
V +out and V
−
out nodes. HBT transistors are used for Q1−Q4. N-type MOSFET tran-
sistors are used forM1−M6 and p-type MOSFET transistors are used forM7−M8.












Figure 3.25: Simplified equivalent circuit of the parallel resonant tank for the
varactorless VCO with the tunable NI and NC cells.
two 3-nH differential inductors. M1−M3 and M4−M6 transistors with resistor de-
generations form the current mirrors for the tunable NC cell and tunable NI cell
respectively. As discussed previously, in order to reduce the variation in the out-
put power, the current sources INI and INC are tuned such that the total current
through the VCO core remains constant at 6.4 mA. Fig. 3.24(b) shows the circuit
diagram of the linearized voltage-to-current converter for the tuning of INI and
INC where the degeneration resistor Rdeg linearizes the voltage-to-current transfer
characteristics [14]. Rdeg can also suppress the noise contribution from the current
sources [80]. The currents are tuned by varying V +tune from 0 V to 1.6 V and V
−
tune
from 1.6 V to 0 V such that the sum is always 1.6 V.
Fig. 3.25 shows the equivalent circuit for the parallel resonant tank of the VCO.
The resonant frequency of the tank is determined by Lr, Ctank, Lp,NI , and Cp,NC :
ωres =
1√
(Lr ‖ Lp,NI) (Ctank + Cp,NC)
(3.24)
A decrease in INI decreases Lp,NC , and an increase in INC decreases Cp,NC . Thus
the resonant frequency increases monotonically with an increase in INC and a








Figure 3.26: Micrograph of the fabricated varactorless VCO with the tunable NI
and NC cells.
Figure 3.27: Photograph of the test board of varactorless VCO with the tunable
NI and NC cells.
negative transconductance cell formed by M7 and M8, which reuses the constant
core current to provide sufficient negative conductance to ensure oscillation start-
up without additional power consumption. However, the voltage headroom is
reduced by M7 and M8. A supply voltage of 2.5 V is used.
3.3.5 Experimental Results
The micrograph of the fabricated varactorless VCO with the tunable NI and NC
cells is shown in Fig. 3.26. The chip size, inclusive of the ESD protection circuitry
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Figure 3.28: Measured and simulated frequency tuning characteristics for the var-
actorless VCO with the tunable NI and NC cells.
Table 3.2: Performance Summary of the Varactorless VCO with the Tunable NI
and NC Cells
Technology 0.35-µm SiGe BiCMOS
Supply voltage (V) 2.5
Core current consumption (mA) 6.4
Tuning voltage (V) 0∼1.6
Frequency tuning range (GHz) 1.57∼1.83 (15%)
Phase noise @ 1 MHz (dBc/Hz)
−117.3 (1.57 GHz)
−116.7 (1.83 GHz)
Output power (dBm) −7.5∼−7.3
and pads, is 0.81 × 1.73 mm2. The VCO chip is packaged in a quad flat non-
lead package and mounted on a test board for measurement as shown in Fig. 3.27.
The output of the VCO is buffered on chip in order to drive the 50-Ω load in the
measurements and to reduce the influence of the bonding wires of the chip package
on the performance. The performance of the VCO is measured with Agilent’s
8565E spectrum analyzer.
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Figure 3.29: Measured phase noise at 1 MHz offset for the varactorless VCO with




















Figure 3.30: Measured phase noise at 1.83 GHz for the varactorless VCO with the
tunable NI and NC cells.
The measured oscillation frequencies are slightly lower than simulated due to the
under-estimated parasitics of the signal lines and electromagnetic couplings of the
inductors. As shown, when V +tune changes from 0 to 1.6 V and V
−
tune changes from 1.6
to 0 V, the measured oscillation frequency increases monotonically from 1.57 GHz
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Figure 3.31: Measured output power versus tuning voltage for the varactorless
VCO with the tunable NI and NC cells.
phase noise at 1 MHz offset versus tuning voltage. The measured phase noise
varies between −114.5 dBc/Hz and −117.3 dBc/Hz across the whole tuning range.
Fig. 3.30 shows the measured phase-noise characteristics for an offset frequency
from 100 kHz to 10 MHz at the carrier frequency of 1.83 GHz. As shown in
Fig. 3.31, the VCO has a measured output power variation of only 0.2 dB between
−7.5 dBm and −7.3 dBm. The measured VCO performance is summarized in
Table 3.2.
3.3.6 Discussions
Fig. 3.32 shows the simulated relative phase noise contributions at 1 MHz frequency
offset as a function of the tuning voltage for the varactorless VCO with the tunable
NI and NC cells. It is observed that a large portion of the phase noise is contributed
by the voltage-to-current converter. It is also noted that the current sources for
the NI and NC cells contribute around 20% to the phase noise. Thus, in order to
minimize their effects on the phase noise, additional noise filtering techniques can
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Figure 3.32: Simulated phase noise contribution for the varactorless VCO with the
tunable NI and NC cells.
be employed to reduce the contributions due to the voltage-to-current converter
and the current sources [55].
3.4 Conclusions
A varactorless tuning technique has been presented to tune the oscillation fre-
quencies of wideband LC VCOs using tunable NI and tunable NC cells. The
proposed technique is suitable for microwave and millimeter-wave applications.
The frequency-tuning principle is analyzed in detail with both small-signal and
large-signal simulations. Two wideband varactorless VCOs implemented in a 0.35-
µm SiGe BiCMOS process are presented. The first VCO achieves a wideband
continuous tuning range of 24.5% with a tunable NI cell. An overall tuning range
of 31% from 3.8 to 5.2 GHz is achieved when combining the continuous tuning with
a 2-bit switched capacitor array. Using both a tunable NI cell and a tunable NC
cell, the second VCO achieves a continuous tuning range of 15% from 1.57 GHz to
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Highly-Linear Up-Conversion Mixer with
Ultra-Low LO Feedthrough
4.1 Introduction
Satellite communications, in particular the very small aperture terminal (VSAT)
networks, have been growing rapidly in recent years for a wide range of applica-
tions, such as broadband satellite internet access, communication networks within
a private corporation, credit card approval, and inventory management. Many
VSAT systems operate in C-band and X-band. However, the recently increasing
number of commercial applications has driven VSAT systems into the Ka-band,
where the frequency allocation approved by the federal communications commis-
sion (FCC) for the downlink is 17.7∼20.2 GHz and for the uplink is 27.5∼30 GHz.
A typical VSAT system consists of an outdoor unit for transmitting and receiving
data at the radio frequency (RF) and an indoor unit for data transfer at the in-
termediate frequency (IF) between the outdoor unit and the terminal equipment.
The mixer presented here is meant for the uplink outdoor unit with an RF of 29.5
GHz to 30 GHz and an IF of 0.95 GHz to 1.45 GHz. Since the IF is much lower
than the RF, it is considered a low-IF system.
Traditionally, III-V technologies such as GaAs, have dominated microwave and
millimeter-wave applications, due to their low loss semi-insulating substrates and
high fT transistors. Today, however, with the continuous down scaling of tran-
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sistor’s feature sizes, the fT of SiGe technologies has increased to beyond 100
GHz. The enhanced fT makes the technology feasible for many microwave and
millimeter-wave applications that were once exclusively realized in III-V technolo-
gies [86]–[88]. Furthermore, SiGe offers higher integration capabilities with the
digital baseband to realize full system-on-chip (SoC) solutions for low-cost high-
volume applications.
Compared to the architectures using multiple frequency conversions, the single-
conversion low-IF architecture allows low-power, low-cost, and less complex designs
of transceiver front-ends. An important advantage of the single-conversion low-IF
architecture is that the problems of DC offset and flicker noise associated with the
direct conversion architecture are greatly eliminated [89]. However, because the
LO frequency is very close to the RF frequency in the single-conversion low-IF up-
converter, LO feedthrough (LOFT), image signals and spurs due to intermodula-
tion distortion (IMD) fall in-band, which can significantly degrade the performance
at adjacent channels. Therefore, a high performance system typically requires at
least −40 to −50 dBc suppression relative to the desired RF output for the LOFT,
image signals and spurs due to IMD. LOFT suppresion and image rejection can be
achieved using double-balanced mixers in an image-reject architecture [90]–[101].
However, it becomes increasingly difficult to meet the suppression requirement at
higher frequencies due to many undesired high-frequency coupling effects, such
as electromagnetic (EM) coupling, substrate coupling, etc. Therefore, in a con-
ventional single-conversion low-IF up-converter at microwave and millimeter-wave
frequencies, high-Q off-chip filters are required after the up-conversion mixer to
provide sufficient suppression. The off-chip filters inevitably prevent the mono-
lithic integration of the whole up-converter. A crucial step to realize the mono-
lithic integration is to realize a highly-linear double-balanced up-conversion mixer
with ultra-low LOFT, which can be used as a mixer cell to form a fully integrated
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image-reject single-sideband (SSB) up-converter.
In this work, a highly-linear double-balanced up-conversion Gilbert mixer with
ultra-low LOFT for Ka-band VSAT applications is presented. The LO frequency
is fixed at 28.55 GHz. The proposed up-conversion mixer is implemented in the
QUBIC4X 0.25-µm SiGe:C BiCMOS technology with the NPN HBT’s peak fT
reaching 130 GHz. Critical design considerations including output linearity, LOFT,
and the output buffer are analyzed and discussed in detail. An individual biasing
technique is proposed for the Gilbert mixer to reduce the LOFT due to device
mismatch. Design guidelines are provided to reduce the layout mismatch and
the undesired coupling in the layout. It is also shown that the ground-signal-
signal-ground (GSSG) wafer probe is preferred to the ground-signal-ground-signal-
ground (GSGSG) wafer probe in order to achieve an ultra-low LOFT. In addition, a
method is proposed to compensate the EM-related LOFT by deliberately applying
certain amplitude and phase imbalances to the differential LO input. The proposed
up-conversion mixer achieves a very high LOFT suppression of −61.5 dBc with
the one-tone 3rd order IMD (IMD3) spurs below −45.9 dBc relative to the desired
output level. The measured OP1dB and two-tone OIP3 are −4 dBm and +9 dBm
respectively.
4.2 Proposed Up-Conversion Mixer
4.2.1 Topology Considerations
Selection of the proper mixer topology depends on the performance requirements.
As discussed in Section 4.1, in our case, low spurs due to IMD and a low LOFT
are stringently required simultaneously. The requirement on low spurs due to IMD
implies a high output linearity for the up-conversion mixer.
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Active versus passive
Most commonly used passive mixers include diode mixers [94]–[96], [100] and field-
effect transistor (FET) switching mixers [11], [98], [102]. Typically, a passive
mixer has a higher input linearity than an active mixer [11]. However, a passive
mixer suffers from a much higher conversion loss, which severely limits the output
linearity. Two parameters describe the output linearity: output 1 dB compression
point (OP1dB) and output 3rd order intercept point (OIP3):
OP1dB = IP1dB +Gc − 1 (4.1)
OIP3 = IIP3 +Gc (4.2)
where IP1dB and IIP3 are the input referred P1dB and IP3, and Gc denotes the
conversion gain. From (4.1) and (4.2), the output linearity depends on the com-
bination of input linearity and conversion gain. An amplifier can be added after
the passive mixer to achieve the same conversion gain performance as the active
mixer [3]. However, because this amplifier has to operate at the RF frequency
for up-conversion rather than at the IF frequency for down-conversion, the perfor-
mance of the amplifier is limited. Furthermore, a passive mixer requires a much
higher LO input drive level than an active mixer to obtain satisfactory perfor-
mance. The high level of LO drive inevitably results in a higher LOFT. Therefore,
the active mixer is considered for the proposed up-conversion mixer. Among the
active mixer topologies, the Gilbert mixer is the most popular topology due to
advantages such as good port-to-port isolation and good gain performance [87],




Sub-harmonic mixers can potentially achieve lower LOFT [97], [100]. However,
they suffer from a number of drawbacks. The sub-harmonic mixers can be cate-
gorized into the non-linear LO generation type and the quadrature LO switching
type. For the non-linear LO generation type, the input signal is mixed with the
harmonic component of the LO signal generated through the non-linear behav-
ior of the devices, such as diode, FET, and BJT [91], [100], [107]. This type of
sub-harmonic mixer requires a large LO drive level in order to achieve sufficient
performance. Additional spurs are also generated due to the non-linear behavior,
which is another drawback. The other type is based on driving the switching tran-
sistors in the Gilbert mixer with quadrature LO [97]. The main drawback is that
the required quadrature LO inevitably increases the circuit complexity and poses
additional challenges in designing a quadrature VCO with small phase and ampli-
tude errors. Furthermore, when the mixer is used in a image-reject architecture,
an eight-phased LO signal is required, which makes the LO generation even more
complicated and challenging. Therefore, despite of the potentially lower achievable
LOFT of the sub-harmonic mixer, the proposed up-conversion mixer is designed
with a fundamental LO drive.
4.2.2 Circuit Description
Fig. 4.1 shows the circuit diagram of the proposed double-balanced up-conversion
mixer core. Based on the conventional Gilbert topology, an individual biasing
technique is applied to reduce the LOFT due to device mismatch, which is discussed
in detail in Section 4.3.2. The differential IF signal is applied to the input of the
transconductance amplifier stage formed by the bipolar transistors Q1 and Q2.
The emitters of Q1 and Q2 are degenerated with resistors Rdeg to improve the































Figure 4.1: Circuit diagram of the proposed up-conversion mixer core.
output current. The transistors Q3−Q6 form the LO switching stage of the Gilbert
mixer. The differential RF output is taken through a center-tapped differential
inductor Lc, which not only provides an inductive peaking for conversion gain,
but also improves the voltage headroom as compared to resistor output loading.
Cd2 is the output decoupling capacitor with a sufficiently low reactance at the
RF frequency. In order to provide an individual DC bias to all the transistors,
decoupling capacitors Cd1 are used. Note that, Cd1 should provide a sufficiently
low reactance at the IF frequency. The collectors of Q1 and Q2 are supplied with




As discussed in Section 4.2.1, the output linearity is determined by both input









Figure 4.2: Equivalent circuit for half of the load impedance at the RF+ node.
transconductance amplifier stage. To improve the input linearity of the transcon-
ductance amplifier, negative feedback by resistor degeneration is used [11]. Besides,
the collector voltages of Q1 and Q2 should be high enough to ensure active op-
erations of the transistors at all times. Compared to an inductor degeneration,
the resistor degeneration allows a very simple and compact layout, which is an
important design consideration when two such mixers are used to build an image-
reject up-converter. Furthermore, undesired mutual inductive coupling is avoided.
The equivalent circuit for half of the load impedance at the RF+ node is shown in
Fig. 4.2, where Co is the parasitic output capacitance at the collectors of Q3−Q6,
and rp,Lc is the parallel-transformed loss resistance of Lc, which is given by:
rp,Lc = ωLc ·QLc (4.3)
where QLc denotes the Q-factor of Lc. The output load is equivalent to a parallel
LC resonant tank. The total equivalent capacitance Ceq of the tank comprises
of 2Co and the external load capacitance CL. The total equivalent resistance
Req is a parallel combination of rp,Lc/2 and the external load resistance RL. At
the resonant frequency of the LC tank, the reactances of Lc/2 and Ceq cancel each
other, leaving only Req responsible for the conversion gain. The resonant frequency
is often tuned to the center of the frequency band of operation fc. Assuming ideal
switching and large values for Rc and Re, the small-signal voltage conversion gain
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where the transconductance Gm is given by:
Gm =
gm
1 + gm ·Rdeg (4.5)
where gm is the transconductance for the transistorsQ1 andQ2. Assuming gmRdeg≫1,








· (rp,Lc/2) ‖ RL
Rdeg
(4.6)
From (4.6), the conversion gain Gc can be improved by using a smaller Rdeg or
larger values of rp,Lc or RL. However, a smaller Rdeg leads to a worse input linearity.
Therefore, the only way is to maximize rp,Lc and RL. Note that, a larger rp,Lc can
be obtained with a higher QLc.
The above derivations are based on ideal switching of Q3−Q6. However, non-
ideal switching can degrade both conversion gain and linearity. More abrupt
switching can be achieved by either increasing the LO drive or decreasing the col-
lector currents of the switching transistors [25]. However, the large LO drive can
cause a large LOFT. Therefore, a moderate LO drive and small collector currents
for Q3−Q6 are used.
4.3.2 LO Feedthrough
The causes of LOFT at microwave and millimeter-wave frequencies can be catego-
rized into two types: non-EM-related and EM-related. The non-EM-related causes
include the incomplete cancellation of the LO signal due to device mismatch during
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the wafer processing and due to layout mismatch in the interconnections between
devices. The EM-related causes include the undesired EM coupling in the layout
and the effects due to the probe pads and parasitic inductances of probe tips when
on-wafer testing is carried out.
In order to investigate the non-EM-related causes, ideal switching, large values
for Rc and Re, and perfect device matching are assumed. The output currents due




· cos(ωLOt) · [Ic3 + iIF cos(ωIF t)] (4.7)
io4 = − 2pi · cos(ωLOt) · [Ic4 + iIF cos(ωIF t)] (4.8)




· cos(ωLOt) · [Ic6 − iIF cos(ωIF t)] (4.10)
where Ic3−Ic6 are the collector DC currents for Q3−Q6. Assuming perfect device
matching with Ic3=Ic4=Ic5=Ic6, the output currents io+ at RF
+ and io− at RF
−
can be found as:
io+ = io3 + io5 =
4
pi
cos(ωLOt) · iIF cos(ωIF t) (4.11)
io− = io4 + io6 = − 4pi cos(ωLOt) · iIF cos(ωIF t) (4.12)
It is observed from (4.11) and (4.12) that the LO components are cancelled out at
RF+ and RF−. For an upper sideband conversion, the RF frequency is ωRF=ωLO+ωIF
and the image frequency is ωIM=ωLO−ωIF . Then the differential output current
io is:
io = io+ − io− = 4
π
iIF [cos(ωIM t) + cos(ωRF t)] (4.13)
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Device mismatch
The device mismatch during the wafer processing directly results in mismatch of
the collector DC currents Ic3−Ic6. From (4.7)−(4.12), any mismatch in Ic3−Ic6
can cause incomplete LO cancellation at RF+ and RF−. Let ∆Ic3−∆Ic6 be the









· cos(ωLOt) · (∆Ic6 −∆Ic4) (4.15)
From (4.14) and (4.15), the exact primary cancellation at RF+ and RF− happens
only when ∆Ic3=∆Ic5, and ∆Ic4=∆Ic6. If the primary cancellation at RF
+ and
RF− is not complete, a secondary cancellation is possible during the differential
output summation of io+,LO and io−,LO. To achieve a complete secondary cancel-
lation, ∆Ic3−∆Ic5=∆Ic6−∆Ic4 is required.
In a conventional double-balanced Gilbert mixer, the transconductance ampli-
fier stage is DC coupled with the switching stage. Therefore, any mismatch in
the collector DC currents Ic1 and Ic2 for Q1 and Q2 causes mismatch in Ic3−Ic6.
For example, assume Ic1>Ic2, which results in ∆Ic3>∆Ic5 and ∆Ic4>∆Ic6. Then
the LO cancellations are incomplete for both primary and secondary cancellations,
resulting in LOFT. To reduce the LOFT due to the device mismatch, an individual
biasing technique is proposed as shown in Fig. 4.1. By decoupling the DC paths
with Cd1 and biasing all the transistors individually with Rc and Re, the impact of
the mismatch due to Ic1 and Ic2 for Q1 and Q2 is completely removed. Large val-
ues are selected for Re to reduce the signal loss. Furthermore, a better resistance
matching is resulted from large Re. However, too large resistors should be avoided
due to their large associated parasitics. Q3−Q6 are biased to have small Ic3−Ic6,
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Figure 4.3: Mean value of LOFT suppression (LOFTµ) and RF output power
(PRF ) obtained through Monte Carlo simulations for (a) Ic varied from 200 µA to
400 µA with Lc=1.3 nH, (b) Lc varied from 1.1 nH to 1.3 nH with Ic=300 µA.
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Figure 4.4: Standard deviation of LOFT suppression (LOFTσ) obtained through
Monte Carlo simulations for (a) Ic varied from 200 µA to 400 µA with Lc=1.3 nH,
(b) Lc varied from 1.1 nH to 1.3 nH with Ic=300 µA.
which improve the switching as explained in Section 4.3.1. Furthermore, based
on (4.7)−(4.10) a lower Ic3−Ic6 can also reduce the LOFT. Thus the DC currents
flowing through Re are also low. Therefore, the use of Re with large resistance
values is not a problem for normal DC supply, because of the small voltage drop
across Re.
In order to investigate the proposed technique, consider a design example using
the QUBIC4X 0.25-µm SiGe:C BiCMOS technology. An LO frequency of 28.55
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Figure 4.5: Histogram obtained through Monte Carlo simulations with Ic=300 µA
and Lc=1.25 nH.
GHz and an IF frequency of 1.2 GHz are used. NPN HBT transistors with emitter
sizes of 0.5×1 µm2 and 0.5×2 µm2 are used for Q1−Q2 and Q3−Q6. Metal-
insulator-metal (MIM) capacitors are used for Cd1 and Cd2. All the resistors are
implemented with P+ base polysilicon (PB) type resistors. Rdeg is set to 200
Ω. The LO and IF powers are fixed at −10 dBm and −20 dBm. Let Ic denote
the set DC bias currents Ic3−Ic6 without device mismatch. Then Monte Carlo
mismatch simulations with 500 runs are carried out with an ideal output buffer
and ideal baluns. Note that according to the Monte Carlo test simulation study
with 100, 200, 500 and 1000 runs, the simulation with 500 runs is sufficient to
provide accurate enough statistics for comparison purpose. Fig. 4.3 shows the
simulated mean value of LOFT suppression (LOFTµ) and RF output power (PRF )
with Ic varying from 200 µA to 400 µA and Lc varying from 1.1 nH to 1.3 nH
for the conventional and proposed mixers. Note that, there are two ways to vary
Ic from 200 µA to 400 µA. One way is to vary the base voltage VLO of Q3−Q6
with the fixed resistor values (Rc=800 Ω, Re=7.2 kΩ). The other way is to vary
Rc from 1.3 kΩ to 1.8 kΩ for the conventional mixer or to vary Re from 10 kΩ to
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5 kΩ for the proposed mixer. As shown in Fig. 4.3, with the proposed individual
biasing, LOFTµ is improved by 14∼22 dB. It is noted that for the proposed mixer,
both LOFTµ and PRF increase when Ic is decreased. Whereas for the conventional
mixer, only PRF increases when Ic decreases. Because the LOFT is dominated by
the effect of mismatch in the transconductance stage, a smaller Ic does not result
in a higher LOFTµ. It is also noted that for the proposed mixer, LOFTµ is higher
by varying Re than by varying VLO at lower Ic. The reason is that at lower Ic,
the value of Re in the case of varying Re becomes larger than the fixed Re=7.2
kΩ in the case of varying VLO, which results in a better resistance matching. As
shown in Fig. 4.3(b), PRF reaches the peak at Lc=1.25 nH, which is due to the
higher load impedance when Lc resonates with the output parasitic capacitance
at fRF of 28.55 GHz. It is observed that LOFTµ also reaches its peak at Lc=1.25
nH. Therefore, a higher load impedance not only increases the conversion gain,
but also helps to improve the LOFT suppression. Fig. 4.4 shows the simulated
standard deviation of LOFT suppression (LOFTσ). With the proposed individual
biasing, LOFTσ reduces by 2.5∼3 dB. Fig. 4.5 shows the Monte Carlo histogram
with Ic=300 µA and Lc=1.25 nH.
One drawback of the proposed technique is that it is not suitable for zero-IF
up-conversion due to the DC decoupling from IF to RF. And when the IF frequency
is too low, the size of the decoupling capacitors Cd1 can become too large for on-
chip implementation. Assuming Q3−Q6 operate as ideal switches, the IF cut-off








where rp,Lc is the parallel-transformed loss resistance of Lc, and RL is the single-
ended load resistance.
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Another non-EM-related cause for LOFT is the layout mismatch in the intercon-
nections between devices. This can cause phase and amplitude mismatch of the
signals. Since the RF and LO frequencies are much higher than the IF frequency,
the effects of layout mismatch for the RF and LO signals are much larger. To bet-
ter understand the effects, let ǫLO, ǫRF , and θLO, θRF be the amplitude and phase
imbalances for the differential LO and RF paths. Then, by taking into account












ǫLO · cos(ωLOt+ θLO) ·∆Ic6 − 2pi cos(ωLOt) ·∆Ic4 (4.18)





o+,LO − ǫRF 6 θRF · i
′
o−,LO (4.19)
Two cases are considered based on (4.17)−(4.19). First, assume that the differen-
tial LO input is ideal with ǫLO=1 and θLO=0. Then the primary LOFT cancella-
tions at RF+ and RF− nodes are complete if ∆Ic3=∆Ic5 and ∆Ic4=∆Ic6. Thus,
the imbalance of the differential RF output would not influence the LOFT. Second,
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for a non-ideal differential LO input, the primary LOFT cancellations at RF+ and
RF− nodes are not complete. Then, the complete secondary LOFT cancellation
can only be achieved under the condition of ∆Ic3=∆Ic6 and ∆Ic4=∆Ic5, and ideal
differential RF output summation with ǫRF=1 and θRF=0. Table 4.1 summarizes
the above two cases of LOFT cancellation.
Undesired coupling in the layout
One of the EM-related causes for LOFT is the undesired coupling in the layout,
where LO signal is directly coupled from the LO feed lines to the output lines.
This undesired coupling can be classified into capacitive coupling and inductive
coupling. The capacitive coupling can be minimized by sufficiently spacing out
the critical components and traces. However, the drawback is that the longer
interconnections due to the spacing can cause a higher signal loss. The inductive
coupling causing LOFT is mainly from the LO feed line to the RF output line.
It is found that the inductive coupling has a larger effect on the LOFT than
the capacitive coupling. To minimize the inductive coupling, the LO feed line is
designed to be perpendicular to the RF output line. Shielding the feed lines can
reduce the inductive coupling. However, it’s very difficult to ensure good grounding
for the shield, especially at microwave and millimeter-wave frequencies. Without
good grounding for the shield, the inductive coupling may even become worse.
Therefore, the feed lines are not shielded in the design. Another design rule to
minimize the undesired coupling is to layout each pair of differential lines close
to each other side-by-side, so that the magnetic fields with opposite directions

















Probe tip Probe tip Probe tip Probe tip
Figure 4.6: On-wafer signal probe with GSSG configuration.
Effects due to on-wafer probing
Differential on-wafer probing is used during the chip testing. Fig. 4.6 shows the
on-wafer probe with GSSG configuration used in the layout. The differential par-
allel signal feed lines are close to each other to reduce the undesired coupling as
discussed previously. However, due to the minimum pitch size of 100 µm for the
GSSG probe pads, the differential signal lines split apart near the pads in opposite
directions. It is found that the splitting of differential signal lines increases the
inductive coupling. Because the signal currents in the splitting lines flow in the
same direction, the magnetic fields generated by the splitting lines are not can-
celled but enhanced. Therefore, compared to the GSGSG configuration, the GSSG
configuration is selected because of the much smaller length of the splitting lines.
A ground shield is used for the splitting portion of LO signal lines to further re-
duce the coupling. Fig. 4.6 also shows the cross-section view of the ground-shielded
splitting portion, where Met1 is the bottom metal layer used for the connection to
transistors, and Met6 is the top metal layer. Compared to Met1−Met3, Met5 and
























Figure 4.7: Illustration of three scenarios of LOFT cancellation, where io3−io6, io+,
io−, and io denote the currents in vector form at the LO frequency (a) complete pri-
mary cancellation, (b) incomplete primary cancellation and incomplete secondary
cancellation, (c) incomplete primary cancellation and complete secondary cancel-
lation.
is ground-shielded by the Met1−Met3 and Met6 layers with vias in between. To
achieve high shielding effect, the potentials at the two ground pads must be equal.
However, the finite length of the probe tip has a certain inductance, which causes
a difference in potential at the two ground pads. Therefore, the inductance due to
the probe tip needs to be minimized to ensure good shielding.
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LO phase imbalance (o)
 LO amplitude imbalance (dB)
 Amplitude tuning
Figure 4.8: Illustration of EM-related LOFT compensation by deliberately apply-
ing certain amplitude and phase imbalances to the LO input.
Compensating EM-related LOFT
Fig. 4.7 illustrates three scenarios of LOFT cancellation by analyzing the currents
at different nodes in vector form at the LO frequency. Fig. 4.7(a) shows the ideal
situation where there is no EM-related LOFT. Then the primary cancellation is
complete and hence the secondary cancellation is not relevant. However, when
there is EM-related LOFT, the primary cancellation is incomplete, leaving some
uncancelled LO components for io+ and io− as shown in Fig. 4.7(b) and Fig. 4.7(c).
In most cases, io+ is not equal to io−, resulting in some incomplete secondary
cancellation as illustrated in Fig. 4.7(b). However, if io3−io6 could be adjusted
such that the resulting io+ and io− become equal, the secondary cancellation is
complete as illustrated in Fig. 4.7(c).
In order to create the scenario in Fig. 4.7(c), a compensation method for EM-
related LOFT is proposed by deliberately applying certain amplitude and phase
imbalances to the differential LO input of the mixer. The common-mode LO com-


































Figure 4.9: Output buffer topologies (a) MOS input transistors, (b) HBT input
transisors.
the amplitude and phase of the LO frequency components at the output to achieve
a complete secondary cancellation. Fig. 4.8 shows the results of the compensation
method based on the EM-assisted post-layout simulations of the mixer design. The
LOFT is simulated by varying the LO phase imbalance from −20o to +20o with
perfectly-balanced LO amplitude and the LO amplitude imbalance from −0.8 dB
to +0.8 dB with perfectly-balanced LO phase. As shown, the optimal LOFT oc-
curs at a slight imbalance of the LO amplitude and phase. The optimal LOFT can
be obtained through iterations by adjusting both LO amplitude and phase imbal-
ances. In each iteration, either the amplitude imbalance or the phase imbalance
is adjusted with the other one fixed at the optimal value found in the previous
iteration. It is also noted that the LOFT is more sensitive around the optimal
tuning point.
4.3.3 Output Buffer
In order to drive the 50-Ω load in the measurement, an output buffer is used.
Two buffer topologies are considered as shown in Fig. 4.9: a buffer with MOS
input transistors and a buffer with HBT input transistors. For both topologies, a
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cascade common-base amplifier stage formed by the HBT transistors Q7 and Q8
is used to mitigate the Miller effect [11]. And Lbf at the output provides inductive
peaking for the gain. There are two main considerations for the topology selection,
i.e., output linearity and LOFT. Inherently, the MOS transistor has a more linear
V−I conversion due to its square law characteristics. However, the HBT transistor
has a higher transistor fT , which results in a higher gain. Thus, the two topologies
can have similar output linearities. Considering the LOFT, because a higher load
impedance to the mixer core can improve the LOFT suppression as discussed in
Section 4.3.2, the buffer topology with a higher input impedance should be selected.
As compared to the MOS transistor, the input impedance of the HBT transistor
is lower due to the finite base resistance. Therefore the buffer topology with MOS
input transistors is chosen.
4.4 Design Implementation
The proposed up-conversion mixer is implemented in the QUBIC4X 0.25-µm SiGe:C
BiCMOS technology. For the mixer core, the NPN HBT transistors Q1−Q2 and
Q3−Q6 are implemented with emitter sizes of 0.5×1 µm2 and 0.5×2 µm2. MIM ca-
pacitors Cd1=0.5 pF and Cd2=0.4 pF, and PB-type resistors Rdeg=200 Ω, Rc=800
Ω, and Re=7.2 kΩ are selected. A 0.42-nH center-tapped differential inductor is
selected for Lc. Transistors Q1−Q2 and Q3−Q6 are biased with 1.75 mA and
330 µA respectively. The output buffer is designed with MOS input transistors as
shown in Fig. 4.9(a). NMOS transistorsM1 andM2 with W/L=49/0.25 are biased
with a drain current of 14.3 mA. A 0.63-nH center-tapped differential inductor is
selected for Lbf. The emitter size of 1×4 µm2 is used for Q7 and Q8. The DC
supply voltages of Vdd,c=Vdd,if=4 V and Vdd,bf=3.7 V are used for the mixer core
and output buffer respectively.




















Figure 4.10: Impedance matching for (a) IF port, (b) LO port.
ports are matched to 50 Ω as shown in Fig. 4.10. An impedance matching resistor
of 100 Ω is added between the two differential IF signal probe pads. For the
LO port, an impedance matching inductor of 0.38 nH is added between the two
differential LO signal probe pads.
4.5 Experimental Results
Fig. 4.11 shows the measurement setup for the on-wafer chip testing. Off-chip
baluns are used for the conversion from single-ended to differential signals and
vice versa. Tunable attenuators and tunable phase shifters in the IF and RF paths
are used to compensate the amplitude and phase errors introduced by the baluns
and cables. The amplitude and phase error compensation is assisted with Rohde
& Schwarz’s ZVA40 network analyzer. The tunable attenuators and tunable phase









































Figure 4.12: Micrograph of the fabricated up-conversion mixer.
The micrograph of the fabricated mixer is shown in Fig. 4.12. The size of
the mixer core is 0.15× 0.4 mm2. The performance of the up-conversion mixer is
measured with Rohde & Schwarz’s FSU spectrum analyzer.
The LO drive frequency is fixed at 28.55 GHz with a power level of −15 dBm,



































Figure 4.13: Measured output spectrum of the up-conversion mixer with the
optimally-tuned LOFT.





































LO amplitude imbalance tuning (dB)
Measured LO ampl. 
imbalance=-1 dB Simulated
(b)
Figure 4.14: Measured and simulated LOFT by tuning (a) LO phase imbalance,
(b) LO amplitude imbalance.
the optimal LOFT is obtained with the LO amplitude and phase imbalances tuned
to −1 dB and 5o respectively. Fig. 4.13 shows the measured output spectrum with
the optimally-tuned LOFT after calibrating the path losses. As shown, the LOFT
is −70.6 dBm. And the desired up-converted upper-sideband RF output power is
−9.1 dBm, which gives a very high LOFT suppression of −61.5 dBc. The one-tone
IMD3 is below −45.9 dBc. Fig. 4.14 shows the measured and simulated LOFT by
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Figure 4.15: Measured and simulated frequency response of the RF output power.
tuning the LO phase and amplitude imbalances. The measured and simulated
curves agree well. As shown, the worst case LOFT is around −35 dBm at an LO
phase imbalance of 180o and around −47.5 dBm for an LO amplitude imbalance
beyond 22 dB. It is noted that at zero LO phase and amplitude imbalance, a good
LOFT of better than −60 dBm is achieved. Moreover, only small LO phase and
amplitude imbalances are required to achieve the optimal LOFT. The small imbal-
ances do not degrade the conversion gain and linearity of the mixer much. These
good results are attributable to the incorporation of the layout considerations as
discussed previously.
Fig. 4.15 shows the measured and simulated frequency response of the RF
output power with a broadband behavior for the IF input frequency from 0.1 GHz
to 2 GHz. The measured RF output power is higher than simulated by around
2∼3 dB, which could be due to over-estimated losses in the simulation or due to
inaccuracies in the NMOS transistor model. Note that the dip in the RF output
power at IF frequencies lower than around 0.3 GHz is due to the AC cut-off by the
non-ideal DC decoupling capacitors Cd1.
Fig. 4.16 shows the linearity plots for P1dB, one-tone IMD3 and two-tone
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Figure 4.17: Illustration of the relationship between LOFT suppression and output
linearity.
IMD3. The measured OP1dB, one-tone OIP3 and two-tone OIP3 are −4, +15,
and +9 dBm respectively.
4.6 Discussions
4.6.1 Performance Comparison
The LOFT suppression and output linearity are parameters of primary interest.
For a specific design with certain LO drive level, the IF input power can be in-
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Figure 4.18: Comparison of the LOFTnorm of the proposed up-conversion mixer
with other previously published up-conversion mixers.
creased to obtain a higher output power, which results in a higher LOFT suppres-
sion. However, the spurs due to non-linearities also increase when the IF input
power is increased. As illustrated further in Fig. 4.17, the IMD3 increases twice
as fast compared to the desired output power assuming a small IF input power.
Therefore, the normalized LOFT suppression (LOFTnorm) for −50 dBc IMD3 is
defined below to take into account both LOFT suppression and output linearity
for a fair performance comparison.
LOFTnorm = LOFT−OIP3 + 50÷ 2 (4.20)
where OIP3 and LOFT are in dBm, and LOFTnorm is in dBc.
Fig. 4.18 compares the LOFTnorm of the proposed up-conversion mixer with
other previously published up-conversion mixers. As shown, LOFTnorm becomes
worse as the operating frequency increases. And LOFTnorm for frequencies above
20 GHz is limited to below −30 dBc. The proposed up-conversion mixer achieves
LOFTnorm=−54.6 dBc, which significantly advances the state-of-the-art perfor-
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Table 4.2: Performance Summary and Comparison of the Up-Conversion Mixers































25 -/75 +1.4 +8 +18* -17.5 -10.5 
[87] 
fT=150 GHz  
SiGe HBT 
26.75 3.3/38 -0.8 -8.6 +1.4 -24 -0.4 
[91].1 












40 1.2/13.2 -11 -10 0* -26.5 -1.5 
This 
work 
0.25-μm SiGe:C  
BiCMOS 
28.55 4.0/125 -0.1 -4 +9 -70.6 -54.6 
           *  estimated with OIP3=OP1dB+10 
Table 4.3: Probing Repeatability Test for LOFT.
Number of 
times probed 
LOFT at optimal LO 
imbalance (dBm) 
LOFT at LO phase 
imbalance of -15o (dBm) 
#1 -71 -54.7 
#2 -69 -54.6 
#3 -65 -54.6 
#4 -66 -54.6 
#5 -67 -54.6 
#6 -72 -54.6 
#7 -66 -54.6 
#8 -68 -54.6 
#9 -67 -54.6 
#10 -69 -54.5 
 
mance. Table 4.2 summarizes the performance of the proposed up-conversion
mixer, and compares it with other up-conversion mixers in a similar frequency
range.
4.6.2 Across-Wafer Spread
In order to investigate the spread of LOFT across a wafer, a probing repeatability
test is carried out for the same die. Table 4.3 shows the test results of LOFT with
10 times of probing. Each time, the wafer probe is lifted up and the IC is probed
140





















Figure 4.19: Measured across-wafer spread of LOFT with LO phase imbalance of
−15o.
again. The LOFT at the optimal LO imbalance is measured, as well as at an LO
phase imbalance of −15o. As shown, the LOFT at the optimal LO imbalance is
more sensitive to the probing condition than that at the LO phase imbalance of
−15o. Thus, using the optimal LO imbalance to measure the across-wafer spread is
not valid. Instead, the spread of LOFT across a wafer at the LO phase imbalance
of −15o is measured. Fig. 4.19 shows the measured across-wafer spread of LOFT
with an LO phase imbalance of −15o. Based on the results of 69 dies on the same
wafer, the mean value for LOFT is −53.1 dBm with a standard deviation of 4.3
dB.
4.7 Conclusion
A highly-linear up-conversion Gilbert mixer with ultra-low LOFT for Ka-band
VSAT applications has been presented. The causes of the LOFT are analyzed
in detail and are categorized as non-EM-related and EM-related. An individual
biasing technique has been proposed to reduce the LOFT due to device mismatch
by decoupling the DC path of the LO switching stage from the IF transconductance
141
stage. It is important to note that the proposed individual biasing technique is
not suitable for zero-IF up-conversion due to the DC decoupling from IF to RF. In
order to compensate the EM-related LOFT, an additional method is proposed by
deliberately applying certain amplitude and phase imbalances to the differential
LO input.
The up-conversion mixer with an LO frequency of 28.55 GHz, implemented
in the QUBIC4X 0.25-µm SiGe:C BiCMOS process, achieves a very high LOFT
suppression of −61.5 dBc with the one-tone IMD3 spurs below −45.9 dBc rela-
tive to the desired output level. The measured OP1dB and two-tone OIP3 are
−4 dBm and +9 dBm respectively. In order for a fair performance comparison,
LOFTnorm for −50 dBc IMD3 has been defined. The proposed up-conversion mixer
achieves LOFTnorm of −54.6 dBc, which is better than other previously published




Due to the higher operating frequencies of wireless applications, microwave and
millimeter-wave ICs encounter a lot of design challenges. This has stimulated
tremendous research in innovative circuit topologies and techniques to overcome
design challenges for microwave and millimeter-wave ICs.
In this thesis, a parasitic cancellation technique has been proposed to improve
the performance of microwave and millimeter-wave Colpitts oscillators, a new var-
actorless tuning technique has been proposed for microwave and millimeter-wave
wideband LC VCOs, and a highly-linear double-balanced up-conversion Gilbert
mixer with ultra-low LO feedthrough (LOFT) is presented using the proposed
individual biasing technique and LOFT compensation method.
5.1 Parasitic Cancellation Technique for Colpitts Oscillators
Chapter 2 presents a parasitic cancellation technique applicable for microwave
and millimeter-wave Colpitts oscillators. Due to insufficient negative resistance
caused by the Miller effect of Cgd at microwave and millimeter-wave frequencies, it
becomes difficult for the Colpitts oscillator to start oscillation. With the proposed
technique, the negative resistance and hence the maximum operating frequency of
the microwave and millimeter-wave Colpitts oscillators is increased.
An in-depth theoretical analysis is given for the Miller effect of Cgd on the
negative resistance. It is shown that the equivalent impedance due to the Miller
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capacitance consists of a resistive part and a capacitive part, based on which
the influence of the drain inductor Ld on the negative resistance is analyzed in
detail. Insights are given in the behavior of the input impedance with the parasitic
cancellation technique. Furthermore, the effect of the Q-factor of the inductor
used in the cancellation, which is an important issue in practical MMIC designs, is
analyzed and discussed in detail. The impact of the parasitic cancellation technique
on the phase noise and the frequency tuning range is also analyzed. It is shown
that with a proper selection of Ld, better phase noise and higher output power
can be achieved by parasitic cancellation. The frequency tuning range is discussed
and design guidelines to achieve a wide tuning range are provided. Then, a flexible
design is introduced, which provides designers with more flexibility and more room
for different trade-offs. The potential of an increase between 16% and 71% in the
oscillator’s maximum operating frequency and an improvement of 2 to 3 dB in
the phase noise are reported. Large-signal behavior and uncertainty in the Miller
capacitance are also discussed.
The feasibility of the technique is first demonstrated in a discrete design as a
proof of concept. It is shown that with the proposed technique, Colpitts oscillators
can be designed to exhibit higher negative resistance, higher RF output power, or
lower power consumption without trade-offs in the phase noise performance. Next,
the MMIC proof of concept is shown using three Colpitts oscillator designs, one
at X-band and two at Ka-band, in a 0.2-µm GaAs pHEMT technology with a fT
of 60 GHz. The X-band design achieves a very low phase noise with a relatively
high fOSC/fT ratio. The two Ka-band designs achieve very high fOSC/fT ratios,
and also demonstrate performance comparable to the best previously published
oscillators in a similar frequency range. An extended application of the parasitic
cancellation technique is introduced, which allows dual-band Colpitts VCO design
by switched negative resistance shaping.
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Suggestions for future research in the parasitic cancellation technique are:
• When the parasitic cancellation technique is implemented in a differential
Colpitts oscillator, two cancellation inductors are used. In order to save chip
area and improve the Q-factor of the inductor, the feasibility of coupling the
two cancellation inductors to form a single transformer could be studied.
• Since the parasitic cancellation can only be at one frequency, the negative
resistance improvement for Colpitts oscillators is rather narrowband. Broad-
band improvement of negative resistance by the parasitic cancellation could
be investigated.
5.2 Varactorless Frequency-Tuning Technique for Wideband LC
VCOs
The frequency tuning range of conventional varactor-based LC VCOs is usually
limited due to the large LC tank parasitic capacitance and the capacitance ratio
Cmax/Cmin of the varactor with a limited range of tuning voltage. Furthermore, at
microwave and millimeter-wave frequencies, a varactor has a much lower Q-factor
than an inductor, which becomes a limiting factor for VCO designs. In Chapter 3,
a new varactorless tuning technique suitable for microwave and millimeter-wave
applications is proposed to tune the oscillation frequencies of wideband LC VCOs
using tunable negative-inductance (NI) and tunable negative-capacitance (NC)
cells. The oscillation frequency is tuned by varying the equivalent negative in-
ductance and negative capacitance of the cells. The frequency-tuning principle is
analyzed in detail with both small-signal and large-signal simulations.
Two wideband varactorless VCOs implemented in a 0.35-µm SiGe BiCMOS
process are presented. The first VCO achieves a wideband continuous tuning range
of 24.5% with a tunable NI cell. An overall tuning range of 31% from 3.8 to 5.2 GHz
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is achieved when combining the continuous tuning with a 2-bit switched capacitor
array. The achieved performance is the best among wideband varactorless VCOs
and comparable with wideband varactor-based VCOs. Using both a tunable NI
cell and a tunable NC cell, the second VCO achieves a continuous tuning range
of 15% from 1.57 GHz to 1.83 GHz, with a constant power consumption and an
output power variation of only 0.2 dB.
Recommendations for future research efforts in the proposed varactorless wide-
band VCO are:
• Further improvement in the phase noise performance could be investigated.
Circuit techniques, such as noise filtering, noise cancellation, could be applied
to improve the phase noise.
• In order to directly show the benefits of varactorless tuning, the proposed
technique could be implemented at millimeter-wave frequencies using a more
advanced process with a sufficiently high fT .
5.3 Highly-Linear Up-Conversion Mixer with Ultra-Low LO
Feedthrough
A crucial step to realize monolithic integration of up-converters is to design a
highly-linear double-balanced up-conversion mixer with ultra-low LOFT, which
can be used as a mixer cell to form a fully integrated image-reject single-sideband
(SSB) up-converter with single-conversion low-IF architecture.
Chapter 4 presents a highly-linear up-conversion Gilbert mixer with ultra-low
LOFT for Ka-band VSAT applications with an LO frequency of 28.55 GHz. The
causes of the LOFT are analyzed in detail and are categorized into non-EM-related
and EM-related causes. An individual biasing technique has been proposed to re-
duce the LOFT due to device mismatch by decoupling the DC path of the LO
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switching stage from the IF transconductance stage. Note that the proposed in-
dividual biasing technique is not suitable for zero-IF up-conversion due to the DC
decoupling from IF to RF. In order to compensate the EM-related LOFT, an ad-
ditional method is proposed by deliberately applying certain amplitude and phase
imbalances to the differential LO input.
The proposed up-conversion mixer is implemented in NXP’s QUBIC4X 0.25-µm
SiGe:C BiCMOS technology. The mixer achieves a very high LOFT suppression of
−61.5 dBc with the one-tone IMD3 spurs below −45.9 dBc relative to the desired
output level. The measured OP1dB and two-tone OIP3 are −4 dBm and +9 dBm
respectively.
In order to make a fair performance comparison, LOFTnorm for −50 dBc IMD3
has been defined. The proposed up-conversion mixer achieves LOFTnorm of −54.6
dBc, which is better than previously published up-conversion mixers, and signifi-
cantly advances the state-of-the-art performance.
Future research could be extended in the directions proposed below.
• As demonstrated, the output buffer with MOS input transistor shows good
LOFT performance. Therefore, a more advanced process with a smaller MOS
transistor feature size, such as 0.18-µm or 0.13-µm SiGe BiCMOS, could be
used to provide a higher output buffer gain.
• The proposed up-conversion mixer could be used as a mixer cell to form the
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